TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 651

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
ACLINK
24.3.5. Sample-data Transmission and Reception
This section describes the mechanism for transmission and reception of PCM audio and modem wave-data.
overview is described first.
A special case using slot activation control is described last.
24.3.5.1. Overview
Figure 24-7 and Figure 24-8 show conceptual views of the sample-data transmission and reception mechanisms.
The CODEC requests ACLC to transmit and receive sample-data via ‘slot-request’ and ‘slot-valid’ bit-fields on the SDIN
signal of AC-link.
For transmission, ACLC transmits the data with ‘slot-valid’ tag set. For reception, ACLC captures the slot-data.
Transmission or reception through each stream can be independently activated or deactivated under control of ACLC
Slot Enable Register (ACSLTEN).
ACLC is equipped with a separate FIFO for each data-stream.
through DMA. The received data is buffered on FIFO and then stored to memory through DMA.
DMA is independently activated or deactivated under control of ACLC Control Enable Register (ACCTLEN).
Rev. 3.1 November 1, 2005
Memory
Memory
Buffer
Buffer
DMA
DMA
Read
Write
Data
Data
The DMA (Direct Memory Access) operation, error detection and recovery procedure follow.
DMAC
DMAC
Figure 24-7 Sample-data Transmission Mechanism
Figure 24-8 Sample-data Reception Mechanism
DMAREQ
DMAREQ
Read
Write
Data
Data
Latch
Latch
REQ
REQ
24-9
ACCTLEN
ACCTLEN
Strobe
Strobe
The data to transmit is prefetched from memory to FIFO
Underrun Error
Overrun Error
ACLC
ACLC
FIFO
FIFO
ACSLTEN
Valid Flag
ACSLTEN
Data
Data
Toshiba RISC Processor
Link-
Link-
side
side
In this stage, each
Slot Valid,
Slot Valid,
Slot Data
Slot Data
Slot Req
AC-link
AC-link
An
TX4939
24
24

Related parts for TX4939XBG-400