TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 400

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
PCIC
16.4.12. PCI Configuration 2 Register (PCICFG2)
The following fields correspond to the following registers:
Rev. 3.1 November 1, 2005
Bits
31:24
23:16
15:8
7:0
Default
Default
NAME
NAME
TYPE
TYPE
□ Max. Latency field
□ Min. Grant field
□ Interrupt Pin field
□ Interrupt Line field
Mnemonic
ML
MG
IP
IL
31
15
30
14
Field Name
Maximum
Latency
Minimum Grant
Interrupt Pin
Interrupt Line
29
13
Min_Gnt Register of the PCI Configuration Space
Interrupt Pin Register of the PCI Configuration Space
28
12
Max_Lat Register of the PCI Configuration Space
Interrupt Line Register of the PCI Configuration Space
0x0A
R/L
ML
Figure 16-23 PCI Configuration 2 Register
Table 16-24 PCI Configuration 2 Register
27
11
Description
Max_Lat (Maximum Latency) (Default: 0x0A)
00h: Does not use this register to determine PCI Bus priority.
01h-FFh: Specifies the time interval for requesting bus ownership.
Min_Gnt (Minimum Grant) (Default: 0x02)
00h: Is not used to calculate the latency timer value.
01h-FFh: Sets the time required for Burst transfer.
Interrupt Pin (Default: 0x01)
Valid values: 00 - 04h
00h: Do not use interrupt signals.
01h: Use Interrupt signal INTA*
02h: Use Interrupt signal INTB*
03h: Use Interrupt signal INTC*
04h: Use Interrupt signal INTD*
05h - FFh: Reserved
Interrupt Line (Default: 0x00)
This is a readable/writable 8-bit register. The software uses this register to
indicate information such as the interrupt signal connection information.
Operation of the TX4939 is not affected.
26
10
In units of 250 ns, assuming the PCICLK is 33 MHz.
In units of 250 ns, assuming the PCICLK is 33 MHz.
25
9
16-36
24
8
23
7
22
6
21
5
20
Toshiba RISC Processor
4
0x02
MG
R/L
19
3
18
2
17
1
R/W
R/L
R/L
R/L
R/W
TX4939
16
0
16
16

Related parts for TX4939XBG-400