TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 596

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
SPI
When one series of transmission is complete, the software deasserts the Chip Select signal of the Target device according
to the following procedure.
The SPI Module supports either 8-bit or 16-bit per character operation as defined by the SSZ bit of SPI Control Register 1
(SPCR1). Also, the software can use the SBOS bit of SPI Control Register 0 (SPCR0) to select whether to shift MSB or LSB
first. The other combination of control bits (SPHA and SPOL) determines the transfer format. See 0 for the transfer format.
20.3.3. Baud Rate Generator
The SPI Module operates IMBUSCLK as the Master Clock (SPI Master Clock). This module divides IMBUSCLK to generate
(using the Baud Rate Generator) the SPICLK used for SPI transmission/reception. You can set this divide rate and can
change the SPICLK to any frequency. Use SER[7:0] of SPI Control Register 1 (SPCR1) to set the divide rate. The following
table shows the divide rate (SER[7:0]) and SPICLK frequency for when IMBUSCLK is 100 MHz or 83.25 MHz. (IMBUSCLK
frequency is calculated as ¼ of the CPUCLK frequency).
Rev. 3.1 November 1, 2005
SER[7:0]
00000001b
00000010b
00000011b
00000100b
00000101b
00001001b
00010011b
11111111b
(1)
(2)
(3)
Check whether the SRRDY bit or the RBSI bit is “1”. If neither bit is “1”, wait until one of them is
asserted.
Check whether SIDLE is “1”. If it is not “1”, wait until it is asserted.
Deassert the Chip Select signal.
SPI Clock Rate (IMBUSCLK: 100 MHz)
Table 20-2 SPICLK Frequency
195.31 KHz
25.00 MHz
16.67 MHz
12.50 MHz
10.00 MHz
8.33 MHz
5.00 MHz
2.50 MHz
20-4
SPI Clock Rate (IMBUSCLK: 83.25 MHz)
Toshiba RISC Processor
162.60 KHz
20.81 MHz
13.88 MHz
10.41 MHz
8.33 MHz
6.94 MHz
4.16 MHz
2.08 MHz
TX4939
20
20

Related parts for TX4939XBG-400