MCIMX286CVM4B Freescale Semiconductor, MCIMX286CVM4B Datasheet - Page 1036

no-image

MCIMX286CVM4B

Manufacturer Part Number
MCIMX286CVM4B
Description
IC MPU I.MX286 289MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX28r

Specifications of MCIMX286CVM4B

Core Processor
ARM9
Core Size
32-Bit
Speed
454MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB OTG
Peripherals
DMA, I²S, LCD, POR, PWM, WDT
Program Memory Size
128KB (32K x 32)
Program Memory Type
Mask ROM
Ram Size
32K x 32
Voltage - Supply (vcc/vdd)
1.25 V ~ 5.25 V
Data Converters
A/D 17x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
289-LFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Lead Free Status / Rohs Status
Compliant
Programmable Registers
13.3.11 DCP Work Packet 2 Status Register (HW_DCP_PACKET2)
This register displays the values for the current work packet offset 0x08 (Control1) field.
1036
ENABLE_HASH
PAYLOAD_KEY
CONTIGUOUS
ENABLE_BLIT
SEMAPHORE
HASH_TERM
CIPHER_INIT
INTERRUPT
HASH_INIT
MEMCOPY
ENCRYPT
OTP_KEY
ENABLE_
ENABLE_
CIPHER_
CIPHER
CHAIN_
DECR_
CHAIN
Field
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reflects whether the current hashing block is the final block in the hashing operation, so the hash padding
should be applied by hardware.
Reflects whether the current hashing block is the initial block in the hashing operation, so the hash registers
should be initialized before the operation.
When set, indicates the payload contains the key. This bit takes precedence over the OTP_KEY control
Reflects whether a hardware-based key should be used. The KEY_SELECT field from the Control1 field is
used to select from multiple hardware keys. The PAYLOAD_KEY bit takes precedence over the OTP_KEY
bit.
Reflects whether the cipher block should load the initialization vector from the payload for this operation.
When the cipher block is enabled, this bit indicates whether the operation is encryption or decryption.
0x01
0x00
Reflects whether the DCP should perform a blit operation. Source data is always continuous and the
destination buffer is written in run/stride format. When set, the
BUFFER_SIZE field is treated as two 16-bit values for the X-Y extents of the blit operation.
Reflects whether the selected hashing function should be enabled for this operation.
Reflects whether the selected cipher function should be enabled for this operation.
Reflects whether the selected hashing function should be enabled for this operation.
Reflects whether the next packet's address is located following this packet's payload.
Reflects whether the next command pointer register should be loaded into the channel's current descriptor
pointer.
Reflects whether the channel's semaphore should be decremented at the end of the current operation. When
the semaphore reaches a value
of zero, no more operations will be issued from the channel.
Reflects whether the channel should issue an interrupt upon completion of the packet.
i.MX28 Applications Processor Reference Manual, Rev. 1, 2010
ENCRYPT —
DECRYPT —
HW_DCP_PACKET1 field descriptions (continued)
Description
Freescale Semiconductor, Inc.

Related parts for MCIMX286CVM4B