MCIMX286CVM4B Freescale Semiconductor, MCIMX286CVM4B Datasheet - Page 1937

• Manufacturer Part Number: MCIMX286CVM4B
• Description: IC MPU I.MX286 289MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: i.MX28r

Specifications of MCIMX286CVM4B

• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 454MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB OTG
• Peripherals: DMA, I²S, LCD, POR, PWM, WDT
• Program Memory Size: 128KB (32K x 32)
• Program Memory Type: Mask ROM
• Ram Size: 32K x 32
• Voltage - Supply (vcc/vdd): 1.25 V ~ 5.25 V
• Data Converters: A/D 17x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 289-LFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

Chapter 30
Application UART (AUART)
30.1 Application UART Overview
The Application UART:
The CPU or DMA controller reads and writes data and control/status information through
the APBX interface. The transmit and receive paths are buffered with internal FIFO
memories, enabling up to 16 bytes to be stored independently in both transmit and receive
modes.
The Application UART includes a programmable baud rate generator that generates a
transmit and receive internal clock from the 24 MHz UART internal reference clock input
UARTCLK. XCLK (apbclk) is not tied to the UARTCLK in the i.MX28. Automatic baud
rate detection is supported up to 1.2 Mbps. One or two reference frames can be used in
detecting the baud rate.
It offers similar functionality to the industry-standard 16C550 UART device and supports
baud rates of up to 3.25 Mbits/s (in high-speed configuration with a minimum XCLK
frequency of 1.5 MHz).
Application UART operation and baud rate values are controlled by the line control register
(HW_UARTAPP_LINECTRL). The HW_UARTAPP_LINECTRL register controls both
receive and transmit operations. However, when HW_UARTAPP_CTRL2_USE_LCR2 is
set, then HW_UARTAPP_LINECTRL controls receive operations and
HW_UARTAPP_LINECTRL2 controls transmit operations.
The Application UART can generate a single combined interrupt, so that the output is
asserted if any of the individual interrupts are asserted and unmasked. Interrupt sources
include the receive (including timeout), transmit, modem status, and error conditions.
Freescale Semiconductor, Inc.
• Performs serial-to-parallel conversion on data received from a peripheral device.
• Performs parallel-to-serial conversion on data transmitted to the peripheral device.
• Operates up to 3.25 Mb/s.
i.MX28 Applications Processor Reference Manual, Rev. 1, 2010
Figure 30-1
shows a block diagram of the Application UART. The
1937