MCIMX286CVM4B Freescale Semiconductor, MCIMX286CVM4B Datasheet - Page 68

• Manufacturer Part Number: MCIMX286CVM4B
• Description: IC MPU I.MX286 289MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: i.MX28r

Specifications of MCIMX286CVM4B

• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 454MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, MMC, SmartCard, SPI, SSI, UART/USART, USB OTG
• Peripherals: DMA, I²S, LCD, POR, PWM, WDT
• Program Memory Size: 128KB (32K x 32)
• Program Memory Type: Mask ROM
• Ram Size: 32K x 32
• Voltage - Supply (vcc/vdd): 1.25 V ~ 5.25 V
• Data Converters: A/D 17x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 289-LFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

Section Number
68
29.9.2
29.9.3
29.9.4
29.9.5
29.9.6
29.9.7
29.9.8
29.9.9
29.9.10
29.9.11
29.9.12
29.9.13
29.9.14
29.9.15
29.9.16
29.9.17
29.9.18
29.9.19
29.9.20
29.9.21
29.9.22
29.9.23
ENET SWI Scratch Register (HW_ENET_SWISCRATCH).................................................................1846
ENET SWI Port Enable Bits. (HW_ENET_SWIPORT_ENA)..............................................................1846
ENET SWI Verify VLAN domain. (HW_ENET_SWIVLAN_VERIFY)..............................................1847
ENET SWI Default broadcast resolution. (HW_ENET_SWIBCAST_DEFAULT_MASK)..................1848
ENET SWI Default multicast resolution. (HW_ENET_SWIMCAST_DEFAULT_MASK).................1849
ENET SWI Define port in blocking state and enable or disable learning.
(HW_ENET_SWIINPUT_LEARN_BLOCK)........................................................................................1850
ENET SWI Bridge Management Port Configuration. (HW_ENET_SWIMGMT_CONFIG)...............1851
ENET SWI Defines several global configuration settings. (HW_ENET_SWIMODE_CONFIG).........1853
ENET SWI Define behavior of VLAN input manipulation function
(HW_ENET_SWIVLAN_IN_MODE)...................................................................................................1854
ENET SWI Define behavior of VLAN output manipulation function
(HW_ENET_SWIVLAN_OUT_MODE)...............................................................................................1855
ENET SWI Enable the input processing according to the VLAN_IN_MODE for a port
(HW_ENET_SWIVLAN_IN_MODE_ENA).........................................................................................1856
ENET SWI The VLAN type field value to expect to identify a VLAN tagged frame.
(HW_ENET_SWIVLAN_TAG_ID).......................................................................................................1857
ENET SWI Port Mirroring configuration. (HW_ENET_SWIMIRROR_CONTROL)..........................1857
ENET SWI Port Mirroring Egress port definitions. (HW_ENET_SWIMIRROR_EG_MAP)..............1859
ENET SWI Port Mirroring Ingress port definitions. (HW_ENET_SWIMIRROR_ING_MAP)............1860
ENET SWI Ingress Source MAC Address for Mirror filtering. (HW_ENET_SWIMIRROR_ISRC_0).1861
ENET SWI Ingress Source MAC Address for Mirror filtering. (HW_ENET_SWIMIRROR_ISRC_1).1861
ENET SWI Ingress Destination MAC Address for Mirror filtering.
(HW_ENET_SWIMIRROR_IDST_0)....................................................................................................1862
ENET SWI Ingress Destination MAC Address for Mirror filtering.
(HW_ENET_SWIMIRROR_IDST_1)....................................................................................................1862
ENET SWI Egress Source MAC Address for Mirror filtering. (HW_ENET_SWIMIRROR_ESRC_0).1863
ENET SWI Egress Source MAC Address for Mirror filtering. (HW_ENET_SWIMIRROR_ESRC_1).1863
ENET SWI Egress Destination MAC Address for Mirror filtering.
(HW_ENET_SWIMIRROR_EDST_0)...................................................................................................1864
i.MX28 Applications Processor Reference Manual, Rev. 1, 2010
Title
Freescale Semiconductor, Inc.
Page