DS72030W200FPV Renesas Electronics America, DS72030W200FPV Datasheet - Page 1149

no-image

DS72030W200FPV

Manufacturer Part Number
DS72030W200FPV
Description
MPU, 32BIT, SH7203, ROMLESS, 240QFP
Manufacturer
Renesas Electronics America
Series
SH7200r
Datasheet

Specifications of DS72030W200FPV

Core Size
32bit
Program Memory Size
32KB
Cpu Speed
200MHz
Digital Ic Case Style
QFP
No. Of Pins
240
Supply Voltage Range
1.1V To 1.3V
Operating Temperature Range
-20°C To +85°C
Svhc
No SVHC
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
23.3.7
CFIFOSEL, D0FIFOSEL and D1FIFOSEL are registers that assign the pipe to the FIFO port, and
control access to the corresponding port.
The same pipe should not be specified by the CURPIPE bits in CFIFOSEL, D0FIFOSEL and
D1FIFOSEL. When the CURPIPE bits in D0FIFOSEL and D1FIFOSEL are cleared to B'000, no
pipe is selected.
The pipe number should not be changed while the DMA transfer is enabled.
These registers are initialized by a power-on reset or a software reset.
(1)
Initial value:
Bit
15
14
13, 12
R/W:
CFIFOSEL
Bit:
RCNT
R/W
FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL)
Bit Name
RCNT
REW
15
0
R/W*
REW
14
0
1
13
R
0
-
Initial
Value
0
All 0
0
12
R
0
-
R/W
11
0
MBW[1:0]
R/W
R/W*
R
R/W
R/W
10
0
1
R
9
0
-
Description
Read Count Mode
0: The DTLN bit is cleared when all of the receive
1: The DTLN bit is decremented when the receive
Buffer Pointer Rewind
0: Invalid
1: The buffer pointer is rewound.
Reserved
These bits are always read as 0. The write value
should always be 0.
data has been read.
data is read.
R
8
0
-
Section 23 USB 2.0 Host/Function Module (USB)
R
7
0
-
Rev. 3.00 Sep. 28, 2009 Page 1117 of 1650
R
6
0
-
R/W
ISEL
5
0
R
4
0
-
R
3
0
-
REJ09B0313-0300
R/W
2
0
CURPIPE[2:0]
R/W
1
0
R/W
0
0

Related parts for DS72030W200FPV