DS72030W200FPV Renesas Electronics America, DS72030W200FPV Datasheet - Page 702

Manufacturer Part Number

DS72030W200FPV

MPU, 32BIT, SH7203, ROMLESS, 240QFP

Manufacturer

Renesas Electronics America

Program Memory Size

Digital Ic Case Style

Supply Voltage Range

1.1V To 1.3V

Operating Temperature Range

-20Â°C To +85Â°C

Rohs Compliant

Lead Free Status / RoHS Status

Lead free / RoHS Compliant

Section 12 Compare Match Timer (CMT)

The CMT has channels and each of them to which a different vector address is allocated has a

compare match interrupt. When both the compare match flag (CMF) and the interrupt enable bit

(CMIE) are set to 1, the corresponding interrupt request is output. When the interrupt is used to

activate a CPU interrupt, the priority of channels can be changed by the interrupt controller

settings. For details, see section 6, Interrupt Controller (INTC).

Clear the CMF bit to 0 by the user exception handling routine. If this operation is not carried out,

another interrupt will be generated. The direct memory access controller (DMAC) can be set to be

activated when a compare match interrupt is requested. In this case, an interrupt is not issued to

the CPU. If the setting to activate the DMAC has not been made, an interrupt request is sent to the

CPU. The CMF bit is automatically cleared to 0 when data is transferred by the DMAC.

When CMCOR and CMCNT match, a compare match signal is generated at the last state in which

the values match (the timing when the CMCNT value is updated to H'0000) and the CMF bit in

CMCSR is set to 1. That is, after a match between CMCOR and CMCNT, the compare match

signal is not generated until the next CMCNT counter clock input. Figure 12.4 shows the timing of

CMF bit setting.

Rev. 3.00 Sep. 28, 2009 Page 670 of 1650

REJ09B0313-0300

Interrupt Sources and DMA Transfer Requests

Timing of Compare Match Flag Setting