DS72030W200FPV Renesas Electronics America, DS72030W200FPV Datasheet - Page 172

• Manufacturer Part Number: DS72030W200FPV
• Description: MPU, 32BIT, SH7203, ROMLESS, 240QFP
• Manufacturer: Renesas Electronics America
• Series: SH7200r

Specifications of DS72030W200FPV

• Core Size: 32bit
• Program Memory Size: 32KB
• Cpu Speed: 200MHz
• Digital Ic Case Style: QFP
• No. Of Pins: 240
• Supply Voltage Range: 1.1V To 1.3V
• Operating Temperature Range: -20°C To +85°C
• Svhc: No SVHC
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Section 5 Exception Handling
5.6.2
When a TRAPA instruction is executed, trap instruction exception handling starts. The CPU
operates as follows:
1. The exception service routine start address which corresponds to the vector number specified
2. The status register (SR) is saved to the stack.
3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the
4. After jumping to the exception service routine start address fetched from the exception
5.6.3
An instruction placed immediately after a delayed branch instruction is said to be placed in a delay
slot. When the instruction placed in the delay slot is undefined code (including FPU instructions
and FPU-related CPU instructions in FPU module standby state), an instruction that rewrites the
PC, a 32-bit instruction, an RESBANK instruction, a DIVS instruction, or a DIVU instruction, slot
illegal exception handling starts when such kind of instruction is decoded. When the FPU has
entered a module standby state, the floating point operation instruction and FPU-related CPU
instructions are handled as undefined codes. If these instructions are placed in a delay slot and
then decoded, a slot illegal instruction exception handling starts.
The CPU operates as follows:
1. The exception service routine start address is fetched from the exception handling vector table.
2. The status register (SR) is saved to the stack.
3. The program counter (PC) is saved to the stack. The PC value saved is the jump address of the
4. After jumping to the exception service routine start address fetched from the exception
Rev. 3.00 Sep. 28, 2009 Page 140 of 1650
REJ09B0313-0300
in the TRAPA instruction is fetched from the exception handling vector table.
instruction to be executed after the TRAPA instruction.
handling vector table, program execution starts. The jump that occurs is not a delayed branch.
delayed branch instruction immediately before the undefined code, the instruction that rewrites
the PC, the 32-bit instruction, the RESBANK instruction, the DIVS instruction, or the DIVU
instruction.
handling vector table, program execution starts. The jump that occurs is not a delayed branch.
Trap Instructions
Slot Illegal Instructions