DS72030W200FPV Renesas Electronics America, DS72030W200FPV Datasheet - Page 1466

• Manufacturer Part Number: DS72030W200FPV
• Description: MPU, 32BIT, SH7203, ROMLESS, 240QFP
• Manufacturer: Renesas Electronics America
• Series: SH7200r

Specifications of DS72030W200FPV

• Core Size: 32bit
• Program Memory Size: 32KB
• Cpu Speed: 200MHz
• Digital Ic Case Style: QFP
• No. Of Pins: 240
• Supply Voltage Range: 1.1V To 1.3V
• Operating Temperature Range: -20°C To +85°C
• Svhc: No SVHC
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Section 28 Power-Down Modes
28.3.5
(1)
Setting the standby control register MSTP bits to 1 halts the supply of clocks to the corresponding
on-chip peripheral modules. This function can be used to reduce the power consumption in the
program execution state and sleep mode. Disable a module before placing it in the module standby
mode. In addition, do not access the module's registers while it is in the module standby state.
For details on the states of registers, see section 30.3, Register States in Each Operating Mode.
(2)
The module standby function can be canceled by clearing each MSTP bit to 0, or by a power-on
reset (only possible for RTC, H-UDI, UBC, and DMAC). When taking a module out of the
module standby state by clearing the corresponding MSTP bit to 0, read the MSTP bit to confirm
that it has been cleared to 0.
28.4
28.4.1
When writing to the registers related to power-down modes, note the following.
When writing to the register related to power-down modes, the CPU, after executing a write
instruction, executes the next instruction without waiting for the write operation to complete.
Therefore, to reflect the change specified by writing to the register while the next instruction is
executed, insert a dummy read of the same register between the register write instruction and the
next instruction.
28.4.2
After (1) power-on reset by RES pin is released, and (2) the LSI transits to deep standby mode in
case that bit 7 (CS0KEEPE) and bit 6 (RAMBOOT) of deep standby control register 2 (DSCTR2)
are set to "1", these bits become unable to be written as "0" since then.
To write these as “0”, it is necessary to assert RES pin to low.
Rev. 3.00 Sep. 28, 2009 Page 1434 of 1650
REJ09B0313-0300
Transition to Module Standby Function
Canceling Module Standby Function
Module Standby Function
Usage Notes
Notes on Writing to Registers
Notice about Deep Standby Control Register 2 (DSCTR2)