DS72030W200FPV Renesas Electronics America, DS72030W200FPV Datasheet - Page 1253

no-image

DS72030W200FPV

Manufacturer Part Number
DS72030W200FPV
Description
MPU, 32BIT, SH7203, ROMLESS, 240QFP
Manufacturer
Renesas Electronics America
Series
SH7200r
Datasheet

Specifications of DS72030W200FPV

Core Size
32bit
Program Memory Size
32KB
Cpu Speed
200MHz
Digital Ic Case Style
QFP
No. Of Pins
240
Supply Voltage Range
1.1V To 1.3V
Operating Temperature Range
-20°C To +85°C
Svhc
No SVHC
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 23.25 Error Detection when a Data Packet is Received
(2)
Because High Bandwidth transfers are not supported, the DATA-PID added with the USB 2.0
standard is supported as shown below.
1. IN direction
2. OUT direction (when using full-speed operation)
3. OUT direction (when using high-speed operation)
Detection
Priority Order
1
2
3
⎯ DATA0: Sent as data packet PID
⎯ DATA1: Not sent
⎯ DATA2: Not sent
⎯ mDATA: Not sent
⎯ DATA0: Received normally as data packet PID
⎯ DATA1: Received normally as data packet PID
⎯ DATA2: Packets are ignored
⎯ mDATA: Packets are ignored
⎯ DATA0: Received normally as data packet PID
⎯ DATA1: Received normally as data packet PID
⎯ DATA2: Received normally as data packet PID
⎯ mDATA: Received normally as data packet PID
DATA-PID
Error
PID errors
CRC error and bit stuffing errors
Maximum packet size exceeded error
Section 23 USB 2.0 Host/Function Module (USB)
Generated Interrupt and Status
No interrupts are generated (ignored as
a corrupted packet)
An NRDY interrupt is generated to set
the CRCE bit in both cases when the
host controller function is selected and
the function controller function is
selected.
A BEMP interrupt is generated to set
the PID bits to STALL in both cases
when the host controller function is
selected and the function controller
function is selected.
Rev. 3.00 Sep. 28, 2009 Page 1221 of 1650
REJ09B0313-0300

Related parts for DS72030W200FPV