DS72030W200FPV Renesas Electronics America, DS72030W200FPV Datasheet - Page 568

no-image

DS72030W200FPV

Manufacturer Part Number
DS72030W200FPV
Description
MPU, 32BIT, SH7203, ROMLESS, 240QFP
Manufacturer
Renesas Electronics America
Series
SH7200r
Datasheet

Specifications of DS72030W200FPV

Core Size
32bit
Program Memory Size
32KB
Cpu Speed
200MHz
Digital Ic Case Style
QFP
No. Of Pins
240
Supply Voltage Range
1.1V To 1.3V
Operating Temperature Range
-20°C To +85°C
Svhc
No SVHC
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Section 11 Multi-Function Timer Pulse Unit 2 (MTU2)
Table 11.43 show the TICCR setting and input capture input pins.
Table 11.43 TICCR Setting and Input Capture Input Pins
(1)
Figure 11.20 shows an example of the setting procedure for cascaded operation.
(2)
Figure 11.21 illustrates the operation when TCNT_2 overflow/underflow counting has been set for
TCNT_1 and phase counting mode has been designated for channel 2.
TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.
Rev. 3.00 Sep. 28, 2009 Page 536 of 1650
REJ09B0313-0300
Target Input Capture
Input capture from TCNT_1 to
TGRA_1
Input capture from TCNT_1 to
TGRB_1
Input capture from TCNT_2 to
TGRA_2
Input capture from TCNT_2 to
TGRB_2
Example of Cascaded Operation Setting Procedure
Cascaded Operation Example (a)
<Cascaded operation>
Cascaded operation
Set cascading
Start count
Figure 11.20 Cascaded Operation Setting Procedure
TICCR Setting
I2AE bit = 0 (initial value)
I2AE bit = 1
I2BE bit = 0 (initial value)
I2BE bit = 1
I1AE bit = 0 (initial value)
I1AE bit = 1
I1BE bit = 0 (initial value)
I1BE bit = 1
[1]
[2]
[1] Set bits TPSC2 to TPSC0 in the channel 1
[2] Set the CST bit in TSTR for the upper and
TCR to B'1111 to select TCNT_2 overflow/
underflow counting.
lower channel to 1 to start the count
operation.
Input Capture Input Pins
TIOC1A
TIOC1A, TIOC2A
TIOC1B
TIOC1B, TIOC2B
TIOC2A
TIOC2A, TIOC1A
TIOC2B
TIOC2B, TIOC1B

Related parts for DS72030W200FPV