DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 1002
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 1002 of 1154
- Download datasheet (32Mb)
1–44
Table 1–13. MegaWizard Plug-In Manager Options (Rate Match/Byte Order Screen) (Part 1 of 3)
Stratix IV Device Handbook Volume 3
Enable rate match FIFO.
What is the 20-bit rate match
pattern1? (usually used for +ve
disparity pattern)
What is the 20-bit rate match
pattern2? (usually used for -ve
disparity pattern)
Create the rx_rmfifofull port to
indicate when the rate match FIFO is
full.
ALTGX Setting
Table 1–13
MegaWizard Plug-In Manager for your ALTGX custom megafunction variation.
lists the available options on the Rate Match/Byte Order screen of the
This option enables the rate match (clock rate
compensation) FIFO. The rate match block consists
of a 20-word deep FIFO. Depending on the PPM
difference, the rate match FIFO controls insertion and
deletion of skip characters based on the 20-bit rate
match pattern you enter in the What is the 20-bit rate
match pattern1? and What is the 20-bit rate match
pattern2? options.
To enable this block:
■
■
The rate match block is capable of compensating up
to ±300 PPM difference between the upstream
transmitter clock and the local receiver’s input
reference clock.
Enter a 10-bit skip pattern and a 10-bit control
pattern. In the skip pattern field, you must choose a
10-bit code group that has neutral disparity. When
the rate matcher receives the 10-bit control pattern
followed by the 10-bit skip pattern, it inserts or
deletes the 10-bit skip pattern as necessary to avoid
rate match FIFO overflow or underflow conditions.
Enter a 10-bit skip pattern and a 10-bit control
pattern. In the skip pattern field, you must choose a
10-bit code group that has neutral disparity. When
the rate matcher receives the 10-bit control pattern
followed by the 10-bit skip pattern, it inserts or
deletes the 10-bit skip pattern as necessary to avoid
rate match FIFO overflow or underflow conditions.
This option creates the output port rx_rmfifofull
when you enable the Enable Rate Match FIFO option.
It is a status flag that the rate match block forwards
to the FPGA fabric. It indicates when the rate match
FIFO block is full (20 words). This signal remains
high as long as the FIFO is full. It is asynchronous to
the receiver data path.
(1)
(1)
The transceiver channel must have both the
transmitter and the receiver channels instantiated.
You must select the Receiver and Transmitter
option in the What is the operation mode? field in
the General screen.
You must also enable the 8B/10B encoder/decoder
in the 8B10B screen.
Description
Chapter 1: ALTGX Transceiver Setup Guide for Stratix IV Devices
“Rate Match FIFO in Basic
Single-Width Mode” and
“Rate Match FIFO in Basic
Double-Width Mode”
sections in the
Architecture In Stratix IV
Devices
“Rate Match FIFO in Basic
Single-Width Mode” and
“Rate Match FIFO in Basic
Double-Width Mode”
sections in the
Architecture in Stratix IV
Devices
“Rate Match FIFO in Basic
Single-Width Mode” and
“Rate Match FIFO in Basic
Double-Width Mode”
sections in the
Architecture in Stratix IV
Devices
“Rate Match FIFO in Basic
Single-Width Mode” and
“Rate Match FIFO in Basic
Double-Width Mode”
sections in the
Architecture in Stratix IV
Devices
February 2011 Altera Corporation
chapter.
chapter.
chapter.
chapter.
Reference
Protocol Settings
Transceiver
Transceiver
Transceiver
Transceiver
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: