DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 499
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 499 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
February 2011 Altera Corporation
1
1
The feedback path from the CDR VCO to the PD has a /2 divider that is used in PCIe
mode configured at Gen2 (5 Gbps) data rate for the dynamic switch between Gen1
(2.5 Gbps) and Gen2 (5 Gbps) signaling rates. When the PHY-MAC layer instructs a
Gen2-to-Gen1 signaling rateswitch, the /2 divider is enabled. When the PHY-MAC
layer instructs a Gen1-to-Gen2 signaling rateswitch, the /2 divider is disabled. For
more information about the PCIe signaling rateswitch, refer to
Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps) Signaling Rate” on page
The /2 divider in the receiver CDR between the VCO and the PD is disabled in all
other functional modes.
The LTR/LTD controller controls whether the CDR is in LTR or LTD mode. You can
configure the LTR/LTD controller either in automatic lock mode or manual lock
mode.
Two optional input ports (rx_locktorefclk and rx_locktodata) allow you to
configure the LTR/LTD controller in either automatic lock mode or manual lock
mode.
LTR/LTD controller lock mode.
Table 1–25. Optional Input Ports and LTR/LTD Controller Lock Mode
If you do not instantiate the optional rx_locktorefclk and rx_locktodata signals, the
Quartus II software automatically configures the LTR/LTD controller in automatic
lock mode.
In automatic lock mode, the LTR/LTD controller initially sets the CDR to lock to the
input reference clock (LTR mode). After the CDR locks to the input reference clock,
the LTR/LTD controller automatically sets it to lock to the incoming serial data (LTD
mode) when the following three conditions are met:
■
■
■
The switch from LTR to LTD mode is indicated by the assertion of the rx_freqlocked
signal.
Signal threshold detection circuitry indicates the presence of valid signal levels at
the receiver input buffer
■
The CDR output clock is within the configured PPM frequency threshold setting
with respect to the input reference clock (frequency locked)
The CDR output clock and the input reference clock are phase matched within
approximately 0.08 UI (phase locked)
PCIe Clock Switch Circuitry
LTR/LTD Controller
rx_locktorefclk
Table 1–25
Valid for PCIe mode only. This condition is defaulted to true for all other
modes.
Automatic Lock Mode
1
x
0
lists the relationship between these optional input ports and the
rx_locktodata
0
1
0
Stratix IV Device Handbook Volume 2: Transceivers
LTR/LTD Controller Lock Mode
Automatic Lock Mode
Manual – LTR Mode
Manual – LTD Mode
“Dynamic Switch
1–141.
1–55
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: