DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 1021
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 1021 of 1154
- Download datasheet (32Mb)
Chapter 2: Transceiver Design Flow Guide for Stratix IV Devices
Architecture
Architecture
February 2011 Altera Corporation
Device Specification
Transceiver Configuration
f
f
The first step in creating a transceiver-based design is to map your system
requirements with the Stratix IV GX device supported features. The Stratix IV GX
device contains multiple transceiver channels that you can configure in multiple data
rates and protocols. It also provides multiple transceiver clocking options. For your
design, identify the transceiver capabilities and clocking options to ensure that the
transceiver meets your system requirements.
This section describes the critical parameters that you need to identify as part of this
architecture phase.
The following device specifications must meet your requirements:
■
■
■
For information about device characteristics, refer to the “Transceiver Performance
Specifications” section in the
chapter. For information about transceiver resources, refer to the
Family Overview
Use the ALTGX MegaWizard
transceiver channel’s features and options.
When selecting a transceiver configuration, check for the following parameters:
■
For more information about transceiver specifications, refer to the “Transceiver
Performance Specifications” section of the
Stratix IV Devices
■
Refer to the device data sheet to ensure that the transceivers meet the data rate and
electrical requirements for your target high-speed interface application; for
example, the jitter specification and voltage output differential (V
Check whether the device family that you select supports your design
requirements; for example, the number of transceiver channels, FPGA logic
density, memory elements, and DSP blocks.
If you intend to migrate to a higher logic density or higher transceiver count
device in the future, ensure that the migration device is available.
Check whether the transceiver physical coding sublayer (PCS) and physical
medium attachment (PMA) functional blocks comply with your system
requirements. For example, check whether the rate match (clock rate
compensation) FIFO in the receiver channel PCS meets the parts per million (PPM)
specifications required for your application.
Select a configuration that meets your latency requirements. If your system has
maximum latency requirements through the transceiver data path, consider the
appropriate functional configuration. The Stratix IV GX transceiver supports
various configurations that differ in latency (for example, low latency PCS mode
and Basic [PMA direct] mode).
chapter.
chapter.
DC and Switching Characteristics for Stratix IV Devices
™
Plug-In Manager interface to configure the Stratix IV
DC and Switching Characteristics for
Stratix IV Device Handbook Volume 3
Stratix IV Device
OD
) range.
2–3
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: