DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 680
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 680 of 1154
- Download datasheet (32Mb)
2–8
Figure 2–5. Termination Scheme for a Reference Clock Signal When Configured as HCSL
Notes to
(1) No biasing is required if the reference clock signals are generated from a clock source that conforms to the PCIe specification.
(2) Select resistor values as recommended by the PCIe clock source vendor.
Stratix IV Device Handbook Volume 2: Transceivers
Figure
2–5:
f
1
Figure 2–5
configured as HCSL.
Inter-Transceiver Block (ITB) Clock Lines
The refclk0 and refclk1 pins of other transceiver blocks using the ITB clock lines
provide an input reference clock path from the refclk pins of one transceiver block to
the CMU PLLs and receiver CDRs of the other transceiver blocks. In designs that have
channels located in different transceiver blocks, the ITB clock lines eliminate the need
to connect the on-board reference clock crystal oscillator to the refclk pin of each
transceiver block. The ITB clock lines also drive the clock signal on the refclk pins to
the clock logic in the FPGA fabric.
The ITB clock lines also provide an input reference clock path from the refclk pins of
any transceiver block to the ATX PLLs located on the same side of the device.
Each refclk pin drives one ITB clock line for a total of up to eight ITB clock lines on
each of the right and left sides of the device, as shown in
The ITB clock lines provide input reference clock paths from the refclk pins of one
transceiver block to the CMU PLLs and receiver CDRs of other transceiver blocks
located on the same side of the device.
Dedicated CLK Input Pins on the FPGA Global Clock Network
Stratix IV devices provide up to eight differential clock input pins located in
non-transceiver I/O banks that you can use to provide up to eight input reference
clocks to the transceiver blocks. The Quartus
global clock network to route the input reference clock signal from the CLK pins to the
transceiver blocks.
For more information, refer to the “Dedicated Clock Input Pins” section in the
Networks and PLLs in Stratix IV Devices
One global clock resource is available for each CMU PLL, 6G ATX PLL, and receiver
CDR. This allows each CMU PLL, 6G ATX PLL, and receiver CDR to derive its input
reference clock from a separate FPGA CLK input pin.
PCI Express
(HCSL)
Source
refclk
shows an example termination scheme for a reference clock signal when
Rp
Rs
Rs
=
(2)
(2)
50 Ω
Rp
chapter.
=
50 Ω
®
Chapter 2: Transceiver Clocking in Stratix IV Devices
II software automatically chooses the
refclk
refclk
Stratix IV
Figure 2–3 on page
+
-
(Note 1)
February 2011 Altera Corporation
Input Reference Clocking
2–5.
Clock
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: