DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 1129
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 1129 of 1154
- Download datasheet (32Mb)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Switching Characteristics
Table 1–35. Block Performance Specifications for Stratix IV DSP Devices
Table 1–36. TriMatrix Memory Block Performance Specifications for Stratix IV Devices—Preliminary
of 3)
April 2011 Altera Corporation
9×9-bit multiplier
12×12-bit multiplier
18×18-bit multiplier
36×36-bit multiplier
18×18-bit multiply accumulator
18×18-bit multiply adder
18×18-bit multiply adder-signed full precision
18×18-bit multiply adder with loopback
36-bit shift (32-bit data)
Double mode
Notes to
(1) Maximum is for fully pipelined block with Round and Saturation disabled.
(2) Maximum for loopback input registers disabled, Round and Saturation disabled, and pipeline and output registers enabled.
MLAB
Memory
(3)
Table
Single port 64×10
Simple dual-port
32×20
Simple dual-port
64×10
ROM 64×10
ROM 32×20
1–35:
Mode
Mode
DSP Block Specifications
Table 1–35
TriMatrix Memory Block Specifications
Table 1–36
ALUTs
Resources Used
0
0
0
0
0
lists the Stratix IV DSP block performance specifications.
lists the Stratix IV TriMatrix memory block specifications.
TriMatrix
(2)
Memory
1
1
1
1
1
Commercial/
Speed Grade
Multipliers
Industrial
Resources
Number of
–2 /–2×
Used
600
600
600
600
600
1
1
1
1
4
4
2
2
1
1
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
Commercial/
Speed Grade
Industrial
–2/–2×
Speed
Grade
500
500
500
500
500
520
540
600
480
490
510
490
390
490
480
–3
(Note
Performance
Commercial/
Speed Grade
1)—Preliminary
Industrial
Speed
Grade
Performance
460
500
550
440
440
470
450
350
440
440
450
450
450
450
450
–3
–4
–3 Industrial
Speed Grade
Speed
Grade
400
440
480
380
380
410
390
310
380
380
–4
500
500
500
500
500
(2)
(Note 1)
–4 Industrial
Speed Grade
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
(Part 1
450
450
450
450
450
(2)
1–47
MHz
MHz
MHz
MHz
MHz
Unit
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: