DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 970
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 970 of 1154
- Download datasheet (32Mb)
1–12
Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 9 of 10)
Stratix IV Device Handbook Volume 3
What is the input clock
frequency?
ALTGX Setting
Basic
Basic (PMA Direct)
■
■
Deterministic Latency
GIGE
(OIF) CEI PHY Interface
SDI
SONET/SDH
Based on the effective data rate value in the What is the
effective data rate? field, the ALTGX MegaWizard
Plug-In Manager determines the input reference clock
frequencies depending on the available multiplier
settings.
PCIe
This option is not available in PCIe mode. The input
reference clock frequency is fixed to 100 MHz in PCIe
mode.
Serial RapidIO
This option provides the available input reference clock
frequencies depending on whether your effective serial
data rate is 1250 Mbps, 2500 Mbps, or 3125 Mbps and
the available multiplier settings.
XAUI
This option provides the available input reference clock
frequencies depending on whether your effective serial
data rate is 3125 Mbps or 3750 Mbps and the available
multiplier settings.
If you select the Input Clock Frequency option in the
What would you like to base the setting on? field, the
ALTGX MegaWizard Plug-In Manager allows you to
specify the input reference clock frequency in this
field.
If you select the Data Rate option in the What would
you like to base the setting on? field, the ALTGX
MegaWizard Plug-In Manager displays the list of input
reference clock frequencies in this field.
Description
Chapter 1: ALTGX Transceiver Setup Guide for Stratix IV Devices
“Input Reference Clocking”
section in the
Clocking in Stratix IV Devices
chapter.
February 2011 Altera Corporation
Reference
Transceiver
Parameter Settings
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: