DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 924
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 924 of 1154
- Download datasheet (32Mb)
5–78
Table 5–16. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 3 of 13)
Stratix IV Device Handbook Volume 2: Transceivers
reconfig_fromgxb
(continued)
reconfig_togxb[3:0]
FPGA Fabric and ALTGX_RECONFIG Interface Signals
write_all
Port Name
Output
Output
Input/
Input
Input
To connect the reconfig_fromgxb port between the
ALTGX_RECONFIG instance and multiple ALTGX instances, follow
these rules:
■
■
The Quartus II Fitter produces an error if the dynamic
reconfiguration option is enabled in the ALTGX instance but the
reconfig_fromgxb and reconfig_togxb ports are not
connected to the ALTGX_RECONFIG instance.
For more information, refer to
ALTGX_RECONFIG Instances” on page
An input port of the ALTGX instance and an output port of the
ALTGX_RECONFIG instance. You must connect the
reconfig_togxb[3:0] input port of every ALTGX instance
controlled by the dynamic reconfiguration controller to the
reconfig_togxb[3:0] output port of the ALTGX_RECONFIG
instance.
The width of this port is always fixed to 3 bits.
For more information, refer to
ALTGX_RECONFIG Instances” on page
Assert this signal for one reconfig_clk clock cycle to initiate a
write transaction from the ALTGX_RECONFIG instance to the
ALTGX instance.
You can use this signal in two ways for .mif-based modes:
■
■
Connect the reconfig_fromgxb[16:0] of ALTGX Instance 1 to
the reconfig_fromgxb[16:0] of the ALTGX_RECONFIG
instance. Connect the reconfig_fromgxb[] port of the next
ALTGX instance to the next available bits of the
ALTGX_RECONFIG instance, and so on.
Connect the reconfig_fromgxb port of the ALTGX instance,
which has the highest What is the starting channel number?
option, to the MSB of the reconfig_fromgxb port of the
ALTGX_RECONFIG instance.
Continuous write operation—Select the Enable continuous
write of all the words needed for reconfiguration option to
pulse the write_all signal only once for writing a whole .mif.
The What is the read latency of the MIF contents option is
available for selection in this case only. Enter the desired latency
in terms of the reconfig_clk cycles.
Regular write operation—When the Enable continuous write of
all the words needed for reconfiguration option is disabled,
every word of the .mif requires its own write cycle.
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Description
Dynamic Reconfiguration Controller Port List
“Connecting the ALTGX and
“Connecting the ALTGX and
February 2011 Altera Corporation
5–11.
5–11.
(Note
3),
(4)
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: