DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 702
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 702 of 1154
- Download datasheet (32Mb)
2–30
Stratix IV Device Handbook Volume 2: Transceivers
f
1
1
The eight bonded channels are located in two transceiver blocks, referred to as the
master transceiver block and the slave transceiver block, with four channels each.
When clocked using a CMU PLL, the CMU0 clock divider in CMU0 channel of the master
transceiver block drives the high-speed serial clock and low-speed parallel clock on
the xN_Top clock line. The serializer in the transmitter channel PMA of all eight
bonded channels uses the same low-speed parallel clock and high-speed serial clock
driven by the CMU0 channel of the master transceiver block on the xN_Top clock line.
The low-speed parallel clock from CMU0 channel of the master transceiver block clocks
the 8B/10B encoder and the write port of the byte serializer (if enabled) in the
transmitter channel PCS of all eight channels.
Depending on whether you use the byte serializer or not, the low-speed parallel clock
(when you do not use the byte serializer) or a divide-by-two version of the low-speed
parallel clock (when you use the byte serializer) from the CMU0 clock divider block
clocks the read port of the transmitter phase compensation FIFO in all eight bonded
channels. This clock is driven directly on the coreclkout port as the FPGA
fabric-Transceiver interface clock. You can use the coreclkout signal to clock the
transmitter data and control logic in the FPGA fabric for all eight bonded channels.
If you choose the ATX PLL to generate the transceiver clocks for the ×8 bonded
channels, Altera recommends placing the ATX PLL between the master and slave
transceiver block to minimize transmitter channel-to-channel skew. In this
configuration, the ATX PLL block drives the high-speed serial clock and low-speed
parallel clock to the master transceiver block on the ×N_Bottom lines. It drives the
high-speed serial clock and low-speed parallel clock to the slave transceiver block on
the ×N_Top lines.
For more information, refer to the
Stratix IV Devices
In PCIe ×8 and Basic ×8 bonded channel configurations, the transmitter phase
compensation FIFOs in all eight bonded channels share common read and write
pointers and enable signals generated in the CCU of the master transceiver block. This
ensures equal transmitter phase compensation FIFO latency across all eight bonded
channels, resulting in low transmitter channel-to-channel skew.
The difference in clock routing delays between the ×4 clock lines and the ×N clock
lines can result in higher transmitter channel-to-channel skew. To compensate for this
difference in clock routing delays between the ×4 and the ×N clock lines, the Stratix IV
transceivers introduce a fixed amount of delay in the ×4 clock lines of the transceiver
block whose CMU0 channel generates the transceiver clocks in Basic ×8 bonded channel
configuration.
chapter.
Configuring Multiple Protocols and Data Rates in
Chapter 2: Transceiver Clocking in Stratix IV Devices
Transceiver Channel Datapath Clocking
February 2011 Altera Corporation
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: