DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 611
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 611 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–133. GIGE Mode Datapath
Table 1–62. Transceiver Datapath Clock Frequencies in GIGE Mode
February 2011 Altera Corporation
Functional Mode
GIGE
rx_coreclk[0]
tx_coreclk[0]
FPGA
Fabric
FPGA
Fabric-Transceiver
Interface Clock
GIGE Mode Datapath
Figure 1–133
mode.
Table 1–62
8B/10B Encoder
In GIGE mode, the 8B/10B encoder clocks in 8-bit data and 1-bit control identifiers
from the transmitter phase compensation FIFO and generates 10-bit encoded data.
The 10-bit encoded data is fed to the serializer. For more information about 8B/10B
encoder functionality, refer to
GIGE Protocol—Ordered Sets and Special Code Groups
Table 1–63
specification.
Table 1–63. GIGE Ordered Sets (Part 1 of 2)
Code
/C1/
/C2/
/C/
Compensation
1.25 Gbps
Data Rate
tx_clkout[0]
RX Phase
FIFO
Compensation
wrclk rdclk
TX Phase
lists the transceiver datapath clock frequencies in GIGE functional mode.
lists ordered sets and special code groups specified in the IEEE 802.3
FIFO
shows the transceiver datapath when configured in GIGE functional
Configuration 1
Configuration 2
8B/10B
Decoder
Configuration
8B/10B
Decoder
Ordered Set
High-Speed Serial
Clock Frequency
625 MHz
Match
FIFO
Rate
“8B/10B Encoder” on page
Transmitter Channel PCS
Low-Speed Parallel Clock
Low-Speed Parallel Clock
Receiver Channel PCS
Number of Code
Parallel Recovered
8B/10B
Encoder
Parallel Recovered Clock
Parallel Clock
Groups
Low-Speed
Frequency
Clock and
Aligner
Word
125 MHz
—
4
4
Stratix IV Device Handbook Volume 2: Transceivers
Serializer
Receiver Channel PMA
Serializer
Transmitter Channel PMA
De-
De-
Serializer
Clock Divider
/K28.5/D21.5/Config_Reg
/K28.5/D2.2/Config_Reg
1–23.
Local
Interface Clock Frequency
Alternating /C1/ and /C2/
FPGA Fabric-Transceiver
CDR
High-Speed Serial Clock
Encoding
125 MHz
(1)
(1)
1–167
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: