DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 470
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 470 of 1154
- Download datasheet (32Mb)
1–26
Figure 1–21. 8B/10B Conversion Format in Double-Width Mode
Figure 1–22. Encoded Control Word and Data Word Transmission
Stratix IV Device Handbook Volume 2: Transceivers
CTRL[1:0]
MSB
19
tx_ctrlenable[1:0]
j ' h '
tx_datain[15:0]
18
code group
g '
17
In double-width mode, the tx_ctrlenable[1:0] port is used to identify which 8-bit
data is to be encoded as a control word. The lower bit, tx_ctrlenable[0], is
associated with the LSByte; the upper bit, tx_ctrlenable[1], is associated with the
MSByte. When tx_ctrlenable is low, the byte at the tx_datain port of the transceiver
is encoded as data (Dx.y); otherwise, it is encoded as a control code (Kx.y).
Figure 1–22
a control code because tx_ctrlenable[0] is high in the second clock cycle.
The 8B/10B encoder does not check to see if the code word entered is one of the 12
valid control code groups specified in the IEEE 802.3 8B/10B encoder specification. If
an invalid control code is entered, the resulting 10-bit code may be encoded as an
invalid code (it does not map to a valid Dx.y or Kx.y code), or unintended valid Dx.y
code, depending on the value entered.
The following is an example of an invalid control word encoded into a valid Dx.y
code. With an encoding invalid code K24.1 (tx_datain = 8'h38 + tx_ctrl = 1'b1),
depending on the current running disparity, the K24.1 can be encoded as
10'b0110001100 (0 × 18C), which is equivalent to a D24.6+ (8'hD8 from the RD+
column). An 8B/10B decoder can decode this and not assert a code error flag.
clock
15
H '
Control Code Encoding
f '
16
14
G ' F ' E ' D ' C ' B ' A '
15
i'
13
D3.4
e '
shows that only the lower byte of the tx_datain[15:0] port is encoded as
14
12
8378
0
Cascaded 8B/10B Conversion
d '
13
11
D24.3
c '
12
10
b '
11
D28.5
9
a '
10
BCBC
8
1
j
9
K28.5
H
7
h
8
G
6
g
7
F
D15.0
5
Chapter 1: Transceiver Architecture in Stratix IV Devices
f
0F00
6
E
4
i
5
D
D0.0
3
0
e
4
C
2
d
3
D31.5
B
1
February 2011 Altera Corporation
c
2
BF3C
A
0
Transceiver Block Architecture
b
Parallel Data
1
D28.1
LSB
a
0
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: