DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 804
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 804 of 1154
- Download datasheet (32Mb)
3–50
Document Revision History
Table 3–23. Document Revision History (Part 1 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
February 2011
November 2009
June 2009
March 2009
Date
Version
■
■
■
Table 3–23
4.0
4.1
3.1
3.0
If you enable the PCIe hard IP block using the PCI Express Compiler, the
Quartus II software has certain requirements for using the remaining transceiver
channels within the transceiver block in the other configurations. For more
information, refer to
Other Channels” on page
The Quartus II software supports two kinds of Basic (PMA Direct) configurations
(×1 and ×N).
If you use Basic (PMA Direct) ×1 configuration, you must use the CMU PLL
within the same transceiver block.
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Updated
Updated the
(VCCH)”,
“Combining Transceiver Instances Using PLL Cascade
Using the PCIe hard IP Block with Other
You Enable the Use Alternate CMU PLL
Channels at 9.9 Gbps to 11.3 Gbps”
Updated chapter title.
Applied new template.
Minor text edits.
Added “Sharing ATX PLLs” on page 3–9, “Combination Requirements When Channel
Reconfiguration is Enabled” on page 3–42, “Combining Transceiver Channels When the
Adaptive Equalization (AEQ) is Enabled” on page 3–47, and “Combination Requirements
for Stratix IV GT Devices” on page 3–49.
Added Figure 3–8, Figure 3–10, Figure 3–11, Figure 3–23, and Figure 3–24.
Updated all other sections.
Added Stratix IV GT information.
Updated graphics.
Minor text edits.
Updated Table 3–7.
Minor text edits.
Updated sections “Combining Channels Using the PCI Express Hard IP Block with Other
Channels” on page 3–17, “Convention Used” on page 3–21, “PMA Direct Mode
Restrictions” on page 3–22, “Multiple ‘PMA Direct x1’ Configuration Instances with One
Channel per Instance” on page 3–22, “Combining Multiple Instances of TX Only and RX
Only PMA-Direct x1 Configurations” on page 3–26, “Combining Transceiver Channels
with PMA Direct Configuration” on page 3–21.
Updated Table 3–7.
Updated Figure 3–19.
lists the revision history for this chapter.
Table
“Transceiver Analog Power
“Multiple Channels Sharing a CMU
3–15.
“Combining Channels Using the PCIe hard IP Block with
Chapter 3: Configuring Multiple Protocols and Data Rates in Stratix IV Devices
3–24.
sections.
(VCCA_L/R)”,
Changes
Option”, and
Channels”,
PLL”,
“Calibration Clock and Power
“Combination Requirements When
“Placement Rules for Transceiver
“Transmitter Buffer Voltage
Clocks”,
February 2011 Altera Corporation
“Combining Channels
Document Revision History
Down”,
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: