DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 670
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 670 of 1154
- Download datasheet (32Mb)
1–226
Document Revision History
Table 1–81. Document Revision History (Part 1 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
February 2011
March 2010
November 2009
Date
Version
Table 1–80. Reference Information (Part 3 of 3)
Table 1–81
4.0
4.2
4.1
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Applied new template.
Updated the “Overview”,
Coupling for Stratix IV GX and GT
Generation”,
in the Receiver Buffer and Receiver
“Word-Alignment-Based Byte
“Loopback
and
Updated
Figure
Figure
Figure
Figure
Updated
Table
Table
Updated chapter title.
Applied new template.
Minor text edits.
Added two references to the beginning of the chapter.
Updated the “Configuring CMU Channels for Clock Generation” section.
Updated Figure 1–101.
Minor text edits.
Added “Adaptive Equalization (AEQ)”, “EyeQ”, “SATA and SAS Options”, “Deterministic
Latency Mode”, “CPRI and OBSAI”, and “Reference Information” sections.
Added Figure 1–91, Figure 1–93, Figure 1–95, and Figure 1–97.
Added Stratix IV GT device information.
Updated Figures.
Updated Tables.
Re-organized chapter information.
Minor text edits.
Terms Used in this Chapter
lists the revision history for this chapter.
“PCI Express Electrical Gold Test with Compliance Base Board (CBB)”
1–17,
1–43,
1–7,
1–64,
1–97,
1–112, and
Word Aligner
XAUI Mode
Figure
Table
Modes”,
Figure
Table
Table
Figure
“Configuring CMU Channels as Transceiver
Figure
1–2,
1–1,
1–18,
1–45,
Figure
1–8,
Table
1–76,
1–99,
“Reverse Serial
Figure
Figure
Table
Table
“Transceiver Block
1–157.
1–3,
Figure
Figure
1–2,
1–19,
1–68,
Ordering”,
1–9,
Table
Figure
1–83,
1–100,
Devices”,
CDR”,
Figure
Loopback”,
1–4,
Table
Table
Changes
Figure 1–84,Figure
Chapter 1: Transceiver Architecture in Stratix IV Devices
1–3,
Figure
“SATA and SAS
Table
1–21,
1–70,
“Modes of Operation of the
1–10,
“Configuring CMU Channels for Clock
Architecture”,
Figure
1–5,
1–101,
“Input Signals to the Calibration
Table
Table
Figure
1–4,
Useful Reference Points
Table
1–23,
1–74, and
Figure
1–11,
Figure
Channels”,
Options”,
1–13,
“DC-Coupled
1–95,
page 1–153
page 1–59
February 2011 Altera Corporation
Table
Figure
1–105,
1–5,
Table
Table
Figure
1–24,
Document Revision History
“GIGE
“Offset Cancellation
Figure
1–56,
Figure
AEQ”,
1–14,
1–77.
Links”,
1–69,
Table
Mode”.
sections.
1–6,
Figure
1–111,
Table
1–41,
“Link
Block”,
1–57,
1–16,
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: