DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 450

• Manufacturer Part Number: DK-DEV-4SGX230N
• Description: KIT DEVELOPMENT STRATIX IV
• Manufacturer: Altera
• Series: Stratix® IVr
• Type: FPGAr

Specifications of DK-DEV-4SGX230N

• Contents: Development Board, Universal Power Supply, Cables and Software
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Stratix
• Silicon Core Number: EP4S
• Silicon Family Name: Stratix IV GX
• Rohs Compliant: Yes
• For Use With/related Products: EP4SGX230K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2594

1–6
Stratix IV Device Handbook Volume 2: Transceivers
Figure 1–3
Stratix IV GX device that has 24 or 36 transceiver channels (except for the EP4SGX530
device).
Figure 1–3. Transceiver Channel, PLL, and PCIe Hard IP Block Locations with 24 or 36
Stratix IV GX Transceiver Channels (Except the EP4SGX530 Device)
Note to
(1) The 6G ATX PLL R1 and L1 blocks are not available in the EP4SGX230KF40 devices.
Figure
shows transceiver channel, PLL, and PCIe hard IP block locations in each
1–3:
EP4SGX180KF40, EP4SGX230KF40 (1), EP4SGX290KF40, EP4SGX290KF43,
EP4SGX360KF43, EP4SGX360KF40,
Transceiver Block GXBL2
Transceiver Block GXBL0
Transceiver Block GXBL1
ATX PLL L1 (6G) (1)
EP4SGX180HF35, EP4SGX230HF35, EP4SGX290HF35,
EP4SGX360HF35,
CMU Channel 1
CMU Channel 0
CMU Channel 1
CMU Channel 0
ATX PLL L0 (6G)
CMU Channel 1
CMU Channel 0
Channel 3
Channel 2
Channel 1
Channel 0
Channel 3
Channel 2
Channel 1
Channel 0
Channel 1
Channel 0
Channel 3
Channel 2
(24 transceivers)
(36 transceivers)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block GXBR1
Transceiver Block GXBR0
Transceiver Block GXBR2
ATX PLL R1 (6G) (1)
CMU Channel 1
CMU Channel 0
ATX PLL R01 (6G)
CMU Channel 1
CMU Channel 0
CMU Channel 1
CMU Channel 0
Channel 3
Channel 2
Channel 1
Channel 0
Channel 3
Channel 2
Channel 1
Channel 0
Channel 1
Channel 0
Channel 3
Channel 2
February 2011 Altera Corporation
Transceiver Channel Locations