DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 1064
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 1064 of 1154
- Download datasheet (32Mb)
3–8
Table 3–2. MegaWizard Plug-In Manager Options (Page 4) (Part 1 of 2)
Stratix IV Device Handbook Volume 3
Use
‘logical_channel_add
ress’ port for Analog
controls reconfiguration
Use the same control
signal for all channels
ALTGX_RECONFIG
Setting
Table 3–2
your ALTGX_RECONFIG custom megafunction variation.
Make your selections on page 4, then click Next.
This option is applicable only for Analog controls
reconfiguration and is available for selection when the
number of channels controlled by the ALTGX_RECONFIG
instance is more than one. The dynamic reconfiguration
controller reconfigures only the channel whose logical
channel address is specified at the
logical_channel_address port.
The width of this port is selected by the ALTGX_RECONFIG
MegaWizard Plug-In Manager depending on the number
of channels controlled by the dynamic reconfiguration
controller. The maximum width of the
logical_channel_address port is 9 bits.
This option is available for selection when the number of
channels controlled by the ALTGX_RECONFIG instance is
more than one. When you enable this option, the dynamic
reconfiguration controller writes the same control signals
to all the channels connected to it.
You cannot select this option if you enable the Use
'logical_channel_address' port for Analog controls
reconfiguration option.
lists the available options on page 4 of the MegaWizard Plug-In Manager for
Description
Chapter 3: ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices
“Dynamic Reconfiguration
Controller Port List” and
“Method 1—Using the
logical_channel_address Port”
sections of the
Reconfiguration in Stratix IV
Devices
Method 2 and Method 3 of the
“PMA Controls Reconfiguration
Mode Details” section of the
Dynamic Reconfiguration in
Stratix IV Devices
February 2011 Altera Corporation
chapter.
Reference
Dynamic Reconfiguration
Dynamic
chapter.
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: