DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 560
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 560 of 1154
- Download datasheet (32Mb)
1–116
Figure 1–97. Transceiver Configurations in Basic Single-Width Mode with a 10-Bit PMA-PCS Interface for Stratix IV GT
Devices
Note to
(1) The maximum data rate specification shown in
Stratix IV Device Handbook Volume 2: Transceivers
(FPGA Fabric-Transceiver
(FPGA Fabric-Transceiver
Interface Clock Cycles)
Interface Clock Cycles)
(1)
(1)
TX PCS Latency
Interface Frequency
RX PCS Latency
Interface Frequency
Interface Frequency
other speed grades offered, refer to the
Data Rate (Gbps)
Low-Latency PCS
Channel Bonding
Rate Match FIFO
Encoder/Decoder
(Pattern Length)
Interface Width
FPGA Fabric-
FPGA Fabric-
Interface Width
FPGA Fabric-
Byte Ordering
Transceiver
Transceiver
FPGA Fabric
Word Aligner
Byte SerDes
Transceiver
Figure
Data Rate
PMA-PCS/Fabric
PMA-PCS
Interface Width
(MHz)
Functional
8B/10B
Modes
1–97:
9 - 11
Disabled
Disabled
0.6 - 2.5
8-bit
248 .8 -
5 - 6
10-bit
250
Disabled
Disabled
Single
Width
Manual Alignment
0.6 - 3.75
Disabled
4 - 5.5
Enabled
6 - 8
10-bit
124.4 –
20-bit
187.5
(7-bit, 10-bit)
Basic
16-bit
9 - 11
Disabled
Disabled
0.6 - 2.5
248 .8 -
5 - 6
8-bit
250
Double
Disabled
Width
Enabled
DC and Switching Characteristics
20-bit
0.6 - 3.75
Disabled
Enabled
4 - 5.5
124 .4 –
Stratix IV GT Configurations
6 - 8
16-bit
187.5
Figure 1–97
8
Disabled
Disabled
9 - 11
0.6 - 2.5
248.8 -
5 - 6
10-bit
250
Disabled
Disabled
0.6 - 3.75
Disabled
Enabled
4 - 5.5
124.4 –
6 - 8
20-bit
187.5
(7-bit, 10-bit)
Disabled
is valid only for the -2 (fastest) speed grade devices. For data rate specifications for
Bit-Slip
Disabled
0.6 - 2.5
Disabled
9 - 11
248.8 -
5 - 6
8-bit
250
Disabled
Enabled
PIPE
10-bit
0.6 - 3.75
Enabled
Disabled
124.4 –
6 - 8
4 - 5
16-bit
187.5
chapter.
XAUI
10-bit
9 - 11
Disabled
Disabled
0.6 - 2.5
248.8 -
5 - 6
10-bit
600 Mbps - 3.75 Gbps
250
Protocol
Disabled
Disabled
Basic Single Width
SRIO
10-bit
10-bit PMA-PCS
Interface Width
Chapter 1: Transceiver Architecture in Stratix IV Devices
x1, x4, x8
Enabled
0.6 - 3.75
Disabled
124 .4 –
4 - 5.5
6 - 8
20-bit
187.5
SONET
Synchronization
/SDH
8-bit
State Machine
(7-bit, 10-bit)
Automatic
Disabled
0.6 - 2.5
9 - 11
Disabled
248.8 -
5 - 6
8-bit
250
16-bit
(OIF)
CEI
Disabled
Disabled
16-bit
4 - 5.5
124.4 –
6 - 8
187 .5
10-bit
SDI
0.6 - 3.75
Enabled
Enabled
February 2011 Altera Corporation
4 - 5.5
6 - 8
124.4 –
10-Bit
Enabled
16-bit
187.5
Deterministic
Latency
Transceiver Block Architecture
Disabled
Disabled
20-Bit
0.6 - 2.5
248.8 -
5 - 6
20 -
8-bit
24
250
Enabled
0.6 - 3.75
Disabled
11.5 -
Enabled
14.5
124.4 –
4 - 5.5
16-bit
187 .5
Disabled
0.6 - 2.5
Disabled
3 - 4
10-bit
248.8 -
4 - 5
250
Disabled
Disabled
Disabled
Enabled
4 - 5
4 - 5
4 - 5
0.6 - 3.75
3 - 4. 5
Enabled
Disabled
4 - 5.5
124.4 –
20-bit
187.5
4 - 5.5
4 - 5.5
4 - 5.5
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: