DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 552
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 552 of 1154
- Download datasheet (32Mb)
1–108
Table 1–39. Transmit and Receive Serial Pins (Part 2 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
GXB_TX_[L,R][1,3,5,7]P
Notes to
(1) These indexes are for the Stratix IV GX and GT device with the maximum number of transceiver blocks. For exact information about how many
(2) Pins 0,2,4,6 are hardwired to CMU channel0 in the corresponding transceiver blocks.
(3) Pins 1,3,5,7 are hardwired to CMU channel1 in the corresponding transceiver blocks.
of these pins are available for a specific device family, refer to the
Table
1–39:
f
1
Pins
Interpret the pins column as follows:
The receiver serial input pins are hardwired to their corresponding CMU channels.
For more information, refer to the notes to
Serializer and Deserializer
The serializer and deserializer convert the serial-to-parallel data on the transmitter
and receiver side, respectively. The ALTGX MegaWizard Plug-In Manager provides
the Basic (PMA Direct) functional mode (with a none and ×N option) to configure a
transceiver channel to enable the transmitter serializer and receiver deserializer. To
configure a CMU channel as a transceiver channel, you must use this functional
mode.
The input data width options to serializer/from deserializer for a channel configured
in this mode are 8, 10, 16, and 20.
To understand the maximum FPGA fabric-transceiver interface clock frequency
limits, refer to the “Transmitter Channel Datapath Clocking” section in the
Clocking in Stratix IV Devices
CMU Clock Divider
When you configure a CMU channel in Basic (PMA Direct) ×1 mode, the CMU clock
divider divides the high-speed clock from the other CMU channel (used as a clock
generation unit) within the same transceiver block and provides the high-speed serial
clock and low-speed parallel clocks to the transmitter side of the CMU channel. The
CMU clock divider can divide the high-speed clock by /1, /2, and /4.
(1)
(3)
For pins REFCLK_[L,R][0,2,4,6]P and GXB_CMURX_[L_R][0,2,4,6], the “L, R”
indicates the left and right side and the “0, 2, 4, 6” indicates the different pins.
For example, a pin on the left side with index 0 is named: REFCLK_L0P,
GXB_CMURX_L0P.
When a CMU Channel is Configured
Transmit serial output for CMU
chapter.
as a Transceiver Channel
Stratix IV Device Family Overview
Channel1
Table
Chapter 1: Transceiver Architecture in Stratix IV Devices
1–39.
chapter.
February 2011 Altera Corporation
When a CMU Channel is
Configured for Clock
Not available for use
Transceiver Block Architecture
Generation
Transceiver
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: