DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 109

• Manufacturer Part Number: DK-DEV-4SGX230N
• Description: KIT DEVELOPMENT STRATIX IV
• Manufacturer: Altera
• Series: Stratix® IVr
• Type: FPGAr

Specifications of DK-DEV-4SGX230N

• Contents: Development Board, Universal Power Supply, Cables and Software
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Stratix
• Silicon Core Number: EP4S
• Silicon Family Name: Stratix IV GX
• Rohs Compliant: Yes
• For Use With/related Products: EP4SGX230K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2594

Chapter 4: DSP Blocks in Stratix IV Devices
Stratix IV Operational Mode Descriptions
Figure 4–19. Multiply Accumulate Mode Shown for a Half DSP Block
Note to
(1) Block output for saturation overflow of chainout.
February 2011 Altera Corporation
accum_sload
dataa_0[ ]
datab_0[ ]
dataa_1[ ]
datab_1[ ]
dataa_2[ ]
datab_2[ ]
dataa_3[ ]
datab_3[ ]
Figure
Multiply Accumulate Mode
4–19:
Half-DSP Block
clock[3..0]
In multiply accumulate mode, the second-stage adder is configured as a 44-bit
accumulator or subtractor. The output of the DSP block is looped back to the
second-stage adder and added or subtracted with the two outputs of the first-stage
adder block according to
configured to operate in multiply accumulate mode.
A single DSP block can implement up to two independent 44-bit accumulators.
ena[3..0]
aclr[3..0]
+
+
output_saturate
output_round
Equation 4–3 on page
signa
signb
+
4–5.
Figure 4–19
chainout_sat_overflow (1)
Stratix IV Device Handbook Volume 1
shows the DSP block
44
result[ ]
4–29