DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 72

• Manufacturer Part Number: DK-DEV-4SGX230N
• Description: KIT DEVELOPMENT STRATIX IV
• Manufacturer: Altera
• Series: Stratix® IVr
• Type: FPGAr

Specifications of DK-DEV-4SGX230N

• Contents: Development Board, Universal Power Supply, Cables and Software
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Stratix
• Silicon Core Number: EP4S
• Silicon Family Name: Stratix IV GX
• Rohs Compliant: Yes
• For Use With/related Products: EP4SGX230K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2594

3–16
Clocking Modes
Table 3–9. TriMatrix Memory Clock Modes
Stratix IV Device Handbook Volume 1
Independent
Input/output
Read/write
Single clock
Clocking Mode
ROM Mode
FIFO Mode
f
1
c
All Stratix IV TriMatrix memory blocks support ROM mode. A .mif file initializes the
ROM contents of these blocks. The address lines of the ROM are registered on M9K
and M144K blocks, but can be unregistered on MLABs. The outputs can be registered
or unregistered. Output registers can be asynchronously cleared. The ROM read
operation is identical to the read operation in the single-port RAM configuration.
All TriMatrix memory blocks support FIFO mode. MLABs are ideal for designs with
many small, shallow FIFO buffers. To implement FIFO buffers in your design, use the
Quartus II software FIFO MegaWizard Plug-In Manager. Both single- and dual-clock
(asynchronous) FIFO buffers are supported.
For more information about implementing FIFO buffers, refer to the
DCFIFO Megafunctions User
MLABs do not support mixed-width FIFO mode.
Stratix IV TriMatrix memory blocks support the following clocking modes:
■
■
■
■
Violating the setup or hold time on the memory block address registers could corrupt
memory contents. This applies to both read and write operations.
Table 3–9
Dual-Port Mode
“Independent Clock Mode” on page 3–17
“Input/Output Clock Mode” on page 3–17
“Read/Write Clock Mode” on page 3–17
“Single Clock Mode” on page 3–17
True
v
v
v
—
lists which clocking mode/memory mode combinations are supported.
Dual-Port Mode
Simple
v
v
v
—
Guide.
Chapter 3: TriMatrix Embedded Memory Blocks in Stratix IV Devices
Single-Port Mode
v
v
—
—
ROM Mode
February 2011 Altera Corporation
v
v
v
—
SCFIFO and
FIFO Mode
Clocking Modes
v
v
—
—