DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 1065
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 1065 of 1154
- Download datasheet (32Mb)
Chapter 3: ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices
Dynamic Reconfiguration
Table 3–2. MegaWizard Plug-In Manager Options (Page 4) (Part 2 of 2)
February 2011 Altera Corporation
Write Control
Read Control
ALTGX_RECONFIG
Setting
The PMA control ports available to write various analog
settings to the transceiver channels controlled by the
dynamic reconfiguration controller are as follows:
■
■
■
■
■
■
These are optional signals. The signal widths are based on
the setting you entered for the What is the number of
channels controlled by the reconfig controller? option
and whether you enabled the Use
'logical_channel_address' port for Analog controls
reconfiguration option. The port width is also determined
by the Use the same control signal for all channels
option.
At least one of these PMA control ports must be enabled
to configure and use the dynamic reconfiguration
controller.
The PMA control ports available to read the existing values
from the transceiver channels controlled by the dynamic
reconfiguration controller are as follows:
■
■
■
■
■
■
These are optional signals. The signal widths are based on
the setting you entered for the What is the number of
channels controlled by the reconfig controller? option
and whether you enabled the Use
'logical_channel_address' port for Analog controls
reconfiguration option.
The PMA controls are available for selection only if you
select the corresponding write control. Read and write
transactions cannot be performed simultaneously.
tx_vodctrl—V
tx_preemp_0t—Pre-emphasis control pre-tap; 5 bits
per channel
tx_preemp_1t—Pre-emphasis control 1st post-tap;
5 bits per channel
tx_preemp_2t—Pre-emphasis control 2nd post-tap;
5 bits per channel
rx_eqdcgain—Equalizer DC gain; 3 bits per channel
rx_eqctrl—Equalizer control; 4 bits per channel
tx_vodctrl_out—V
tx_preemp_0t_out—Pre-emphasis control pre-tap;
5 bits per channel
tx_preemp1t_out—Pre-emphasis control 1st
post-tap; 5 bits per channel
tx_preemp_2t_out—Pre-emphasis control 2nd
post-tap; 5 bits per channel
rx_eqdcgain_out—Equalizer DC gain; 3 bits per
channel
rx_eqctrl_out—Equalizer control; 4 bits per channel
OD
; 3 bits per channel
Description
OD
; 3 bits per channel
“Dynamically Reconfiguring PMA
Controls” section of the
Reconfiguration in Stratix IV
Devices
Stratix IV Device Handbook Volume 3
chapter.
Reference
Dynamic
3–9
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: