DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 734

• Manufacturer Part Number: DK-DEV-4SGX230N
• Description: KIT DEVELOPMENT STRATIX IV
• Manufacturer: Altera
• Series: Stratix® IVr
• Type: FPGAr

Specifications of DK-DEV-4SGX230N

• Contents: Development Board, Universal Power Supply, Cables and Software
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Stratix
• Silicon Core Number: EP4S
• Silicon Family Name: Stratix IV GX
• Rohs Compliant: Yes
• For Use With/related Products: EP4SGX230K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2594

2–62
Stratix IV Device Handbook Volume 2: Transceivers
1
Quartus II Software-Selected Receiver Phase Compensation FIFO Read Clock
If you do not select the rx_coreclk port in the ALTGX MegaWizard Plug-In Manager,
the Quartus II software automatically selects the receiver phase compensation FIFO
read clock for each channel in that ALTGX instance. The Quartus II software selects
the FIFO read clock depending on the channel configuration. In non-bonded channel
configurations, the FPGA fabric-receiver interface clocking has two scenarios:
■
■
Non-Bonded Channel Configuration with Rate Matcher
In non-bonded channel configuration, the transceiver channels may or may not be
identical. Identical transceiver channels are defined as channels that have exactly the
same CMU PLL and receiver CDR input reference clock sources, exactly the same
CMU PLL and receiver CDR configuration, and exactly the same PMA and PCS
configuration.
Example 6 assumes channels 0 and 1, driven by the CMU0 PLL in a transceiver block,
are identical. Also, channels 2 and 3, driven by the CMU1 PLL in the same transceiver
block, are identical. In this case, the Quartus II software automatically drives the read
port of the receiver phase compensation FIFO in channels 0 and 1 with the
tx_clkout[0] signal. It also drives the read port of the receiver phase compensation
FIFO in channels 2 and 3 with the tx_clkout[2] signal. Use the tx_clkout[0] signal
to latch the receiver data and status signals from channels 0 and 1 in the FPGA fabric.
Use the tx_clkout[2] signal to latch the receiver data and status signals from
channels 2 and 3 in the FPGA fabric.
This configuration uses two FPGA global and/or regional clock resources, one for the
tx_clkout[0] signal and the other for the tx_clkout[2] signal.
Receivers that do not use a rate matcher block (refer to
Clocking Without Rate Matcher” on page
Receivers that use a rate matcher block (refer to
with Rate Matcher” on page
Example 6: Two Groups of Two Identical Channels in a Transceiver Block
2–41)
2–39)
Chapter 2: Transceiver Clocking in Stratix IV Devices
“Non-Bonded Receiver Clocking
FPGA Fabric-Transceiver Interface Clocking
“Non-Bonded Receiver
February 2011 Altera Corporation