DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 562
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 562 of 1154
- Download datasheet (32Mb)
1–118
Figure 1–99. Transceiver Configurations in Basic Double-Width Mode with a 16-Bit PMA-PCS Interface for Stratix IV GT
Devices
Note to
(1) The maximum data rate specification shown in
Stratix IV Device Handbook Volume 2: Transceivers
other speed grades offered, refer to the
Figure
(FPGA Fabric-Transceiver
(1)
(FPGA Fabric-Transceiver
(1)
Interface Clock Cycles)
Interface Clock Cycles)
Interface Frequency
Interface Frequency
TX PCS Latency
Interface Frequency
RX PCS Latency
Data Rate (Gbps)
1–99:
Low-Latency PCS
Data Rate (Gbps)
Channel Bonding
Rate Match FIFO
Encoder/Decoder
Interface Width
(Pattern Length)
FPGA Fabric-
FPGA Fabric-
Interface Width
FPGA Fabric-
Byte Ordering
Transceiver
Transceiver
Word Aligner
Byte SerDes
Transceiver
PMA-PCS/Fabric
PMA-PCS
Interface Width
(MHz)
Functional
8B/10B
Modes
8-bit
Disabled
1.0 - 4.0
Disabled
Single
Width
16-bit
155 .5 -
11 - 13
250
5 - 6
Manual Alignment
10-bit
(8-, 16-, 32-bit)
DC and Switching Characteristics
Disabled
Disabled
Basic
Disabled
6.5 - 8.5
203.125
32-bit
77.75 –
16-bit
4 - 5.5
Figure 1–99
Enabled
Double
1.0 - 6.5
Width
Disabled
20-bit
6.5 - 8.5
Enabled
(Note 1)
203.125
77.75 –
32-bit
Stratix IV GT Configurations
4 - 5.5
is valid only for the -2 (fastest) speed grade devices. For data rate specifications for
Disabled
Disabled
1.0 - 4.0
155 .5 -
11 - 13
16-bit
250
5 - 6
(8-, 16-, 32-bit)
Disabled
Disabled
Bit-Slip
Basic Double Width
16-bit PMA-PCS
Interface Width
Disabled
Enabled
1.0 - 6.5
x1, x4, x8
1.0 – 8.5
203.125
32-bit
77.75 –
6.5 - 8.5
chapter.
4 - 5.5
PIPE
10-bit
Chapter 1: Transceiver Architecture in Stratix IV Devices
XAUI
10-bit
Protocol
SRIO
10-bit
SONET
/SDH
8-bit
Disabled
Disabled
1.0 - 4.0
155.5 -
16-bit
3 - 4
250
4 - 5
16-bit
Disabled
Disabled
Disabled
Enabled
(OIF)
February 2011 Altera Corporation
CEI
1.0 - 8.5
Disabled
Enabled
Transceiver Block Architecture
265.625
32-bit
77.75 –
10-bit
4 - 5.5
3 - 4.5
SDI
10-Bit
Deterministic
Latency
20-Bit
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: