DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 581
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 581 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
February 2011 Altera Corporation
The PCIe specification allows the PCIe interface to perform protocol functions; for
example, receiver detect, loopback, and beacon transmission, in specified power
states only. This requires the PHY-MAC layer to drive the tx_detectrxloopback and
tx_forceelecidle signals appropriately in each power state to perform these
functions.
tx_detectrxloopback and tx_forceelecidle signals in each power state.
Table 1–50. Logic Levels for tx_detectrxloopback and tx_forceelecidle in Different Power States
The PCIe specification requires the PHY to encode the receiver status on a 3-bit
RxStatus[2:0] signal. This status signal is used by the PHY-MAC layer for its
operation.
The PCIe interface block receives status signals from the transceiver channel PCS and
PMA blocks and encodes the status on the 3-bit output signal pipestatus[2:0] to the
FPGA fabric. The encoding of the status signals on pipestatus[2:0] is compliant
with the PCIe specification and is listed in
Table 1–51. Encoding of the Status Signals on pipestatus[2:0]
Two or more of the error conditions (for example, 8B/10B decode error [code group
violation], rate match FIFO overflow or underflow, and receiver disparity error), can
occur simultaneously. The PCIe interface follows the priority listed in
while encoding the receiver status on the pipestatus[2:0] port. For example, if the
PCIe interface receives an 8B/10B decode error and disparity error for the same
symbol, it drives 3'b100 on the pipestatus[2:0] signal.
pipestatus[2:0]
Power State
Receiver Status
3'b000
3'b001
3'b010
3'b011
3'b100
3'b101
3'b110
3'b111
P0s
P0
P1
P2
Table 1–50
0: normal mode
1: datapath in loopback mode
Don’t care
0: Electrical Idle
1: receiver detect
Don’t care
lists the logic levels that the PHY-MAC layer must drive on the
Elastic buffer (rate match FIFO) underflow
Elastic buffer (rate match FIFO) overflow
tx_detectrxloopback
One SKP symbol deleted
Received disparity error
One SKP symbol added
8B/10B decode error
Receiver detected
Received data OK
Description
Table
1–51.
Stratix IV Device Handbook Volume 2: Transceivers
0: Must be de-asserted
1: Illegal mode
0: Illegal mode
1: Must be asserted in this state
0: Illegal mode
1: Must be asserted in this state
De-asserted in this state for sending
beacon. Otherwise asserted.
tx_forceelecidle
Error Condition Priority
Table 1–51
N/A
N/A
5
6
1
2
3
4
1–137
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: