DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 426

• Manufacturer Part Number: DK-DEV-4SGX230N
• Description: KIT DEVELOPMENT STRATIX IV
• Manufacturer: Altera
• Series: Stratix® IVr
• Type: FPGAr

Specifications of DK-DEV-4SGX230N

• Contents: Development Board, Universal Power Supply, Cables and Software
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Stratix
• Silicon Core Number: EP4S
• Silicon Family Name: Stratix IV GX
• Rohs Compliant: Yes
• For Use With/related Products: EP4SGX230K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2594

13–2
Stratix IV Power Technology
Stratix IV Device Handbook Volume 1
Programmable Power Technology
f
Power consumption also affects thermal management. Stratix IV devices offer a TSD
feature that self-monitors the device junction temperature and can be used with
external circuitry for other activities, such as controlling air flow to the Stratix IV
FPGA.
This chapter contains the following sections:
■
■
■
The following sections describe Stratix IV programmable power technology.
Stratix IV devices offer the ability to configure portions of the core, called tiles, for
high-speed or low-power mode of operation performed by the Quartus II software
without user intervention. Setting a tile to high-speed or low-power mode is
accomplished with on-chip circuitry and does not require extra power supplies
brought into the Stratix IV device. In a design compilation, the Quartus II software
determines whether a tile must be in high-speed or low-power mode based on the
timing constraints of the design.
For more information about how the Quartus II software uses programmable power
technology when compiling a design, refer to
FPGAs.
A Stratix IV tile can consist of the following:
■
■
■
■
All blocks and routing associated with the tile share the same setting of either
high-speed or low-power mode. By default, tiles that include DSP blocks or memory
blocks are set to high-speed mode for optimum performance. Unused DSP blocks and
memory blocks are set to low-power mode to minimize static power. Clock networks
do not support programmable power technology.
With programmable power technology, faster speed grade FPGAs may require less
power because there are fewer high-speed MLAB and LAB pairs, when compared
with slower speed grade FPGAs. The slower speed grade device may have to use
more high-speed MLAB and LAB pairs to meet performance requirements, while the
faster speed grade device can meet performance requirements with MLAB and LAB
pairs in low-power mode.
“Stratix IV Power Technology”
“Stratix IV External Power Supply Requirements”
“Temperature Sensing Diode”
Memory logic array block (MLAB)/logic array block (LAB) pairs with routing to
the pair
MLAB/LAB pairs with routing to the pair and to adjacent digital signal
processing (DSP)/memory block routing
TriMatrix memory blocks
DSP blocks
AN 514: Power Optimization in Stratix IV
Chapter 13: Power Management in Stratix IV Devices
April 2011 Altera Corporation
Stratix IV Power Technology