DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 565
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 565 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
February 2011 Altera Corporation
f
f
1
1
SATA and SAS Options
Serial advanced technology attachment (SATA) and serial attached SCSI (SAS) are
computer bus standards used in computers to transfer data between a mother board
and mass storage devices. Stratix IV GX and GT devices offer options to implement a
transceiver that satisfies SATA and SAS protocols. These options are:
■
■
These options and their selections are described in the following sections.
In Basic functional mode, you can enable the optional input signal tx_forceelecidle.
When this input signal of a channel is asserted high, the transmitter buffer in that
channel is placed in the electrical idle state. During electrical idle, the output of the
transmitter buffer is tri-stated.
This signal is used in applications such as SATA and SAS for generating out of band
(OOB) signals. An OOB signal is a pattern of idle times and burst times. Different
OOB signals are distinguished by their different idle times.
Manual CDR lock mode is required because you must be in lock-to-reference mode
during OOB signaling.
For more information about the transmitter buffer in the Electrical Idle state, refer to
the “Transmitter Buffer Electrical Idle” section in
In Basic functional mode, you can enable the optional rx_signaldetect signal (used
for protocols such as SATA and SAS) only if you select the 8B/10B block. When you
select the optional rx_signaldetect signal, an option is available to set the desired
threshold level of the signal being received at the receiver ’s input buffer. If the signal
threshold detection circuitry senses the signal level present at the receiver input buffer
to be higher than the chosen signal detect threshold, it asserts the rx_signaldetect
signal high. Otherwise, the signal threshold detection circuitry de-asserts the
rx_signaldetect signal low. This signal is useful in applications such as SATA and
SAS for detecting OOB signals.
For more information on the signal threshold detection circuitry, refer to the “Signal
Threshold Detection Circuitry” section in
chapter.
For information about other protocols supported using Basic functional mode, refer to
AN 577: Recommended Protocol Configurations for Stratix IV
Transmitter in electrical idle mode
Receiver signal detect functionality
Transmitter Buffer Electrical Idle
Receiver Input Signal Detect
Transceiver Architecture in Stratix IV Devices
Stratix IV Device Handbook Volume 2: Transceivers
“PCIe Mode” on page
FPGAs.
1–127.
1–121
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: