DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 561
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 561 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–98. Transceiver Configurations in Basic Double-Width Mode with a 16-Bit PMA-PCS Interface for Stratix IV GX
Devices
Notes to
(1) The maximum data rate specification shown in
(2) The byte ordering block is available only if you select the word alignment pattern length of 16 or 32 bits.
February 2011 Altera Corporation
other speed grades offered, refer to the
Figure
(FPGA Fabric-Transceiver
(FPGA Fabric-Transceiver
Interface Clock Cycles)
(1)
(1)
Interface Clock Cycles)
1–98:
TX PCS Latency
Interface Frequency
RX PCS Latency
Interface Frequency
Fabric-Transceiver
Interface Frequency
Fabric-Transceiver
Low-Latency PCS
Data Rate (Gbps)
Encoder/Decoder
Data Rate (Gbps)
Rate Match FIFO
(Pattern Length)
Channel Bonding
Interface Width
Interface Width
FPGA Fabric -
Byte Ordering
Interface Width
Word Aligner
Transceiver
Byte SerDes
PMA-PCS
PMA-PCS
FPGA
(MHz)
Functional
8B/10B
FPGA
Modes
Basic Double-Width Mode Configurations
Figure 1–98
double-width functional mode with a 16-bit PMA-PCS interface.
Figure 1–99
double-width functional mode with a 16-bit PMA-PCS interface.
8-Bit
Disabled
Disabled
11 - 13
DC and Switching Characteristics
Single-
Width
16-Bit
shows Stratix IV GX transceiver configurations allowed in Basic
shows Stratix IV GT transceiver configurations allowed in Basic
62.5 -
5 - 6
1.0 -
250
4.0
Manual Alignment
10-Bit
(8-, 16-, 32-Bit)
Disabled
Disabled
Figure 1–98
Basic
6.5 - 8.5
Disabled
203.125
31.25 -
4 - 5.5
16-Bit
32-Bit
Enabled
Double-
Width
1.0 -
6.5
Disabled
6.5 - 8.5
20-Bit
Enabled
203.125
31.25 -
4 - 5.5
32-Bit
is valid only for the -2 (fastest) speed grade devices. For data rate specifications for
Stratix IV GX Configurations
(2)
Disabled
10-Bit
PIPE
Disabled
11 - 13
16-Bit
62.5 -
5 - 6
1.0 -
4.0
250
(8-, 16-, 32-Bit)
chapter.
Disabled
Disabled
Bit-Slip
10-Bit
XAUI
Basic Double-Width
16-Bit PMA-PCS
Interface Width
Enabled
6.5 - 8.5
Disabled
203.125
1.0 - 8.5
31.25 -
4 - 5.5
32-Bit
1.0 -
x1, x4, x8
6.5
GIGE
10-Bit
Protocol
SRIO
10-Bit
Stratix IV Device Handbook Volume 2: Transceivers
SONET
/SDH
8-Bit
16-Bit
(OIF)
CEI
10-Bit
SDI
Disabled
Disabled
16-Bit
62.5 -
3 - 4
1.0 -
4 - 5
250
4.0
Disabled
Disabled
Disabled
Enabled
10-Bit
Deterministic
Latency
Disabled
Enabled
265.625
31.25 -
4 - 5.5
3 - 4.5
32-Bit
1.0 -
8.5
20-Bit
1–117
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: