DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 674
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 674 of 1154
- Download datasheet (32Mb)
2–2
Glossary of Terms
Table 2–1. Glossary of Terms Used in this chapter
Input Reference Clocking
Stratix IV Device Handbook Volume 2: Transceivers
ATX PLL
CDR
CMU
ITB lines
Convention
Table 2–1
Each transceiver block has:
■
■
Auxiliary transmit PLL block. For more information, refer to the “Auxiliary Transmit (ATX) PLL
Block” section in the
Clock data recovery block. For more information, refer to the “Clock and Data Recovery Unit”
section in the
Clock multiplier unit. For more information, refer to “CMU Channel Architecture” section in the
Transceiver Architecture in Stratix IV Devices
The Inter-Transceiver block (ITB) clock lines provide an input reference clock path from the
refclk pins of one transceiver block CMU PLLs and receiver CDRs of other transceiver blocks.
They also provide input reference clock to ATX PLLs. For more information, refer to
Transceiver Block (ITB) Clock Lines” on page
Two clock multiplier unit channels—the CMU0_Channel and CMU1_Channel
You can configure each as either a CMU to generate transceiver clocks or as a
PMA-Only channel.
f
Four regular channels
When the CMU channel is configured as a CMU, the CMU PLL synthesizes the
input reference clock to generate the high-speed serial transceiver clock. When the
CMU channel is configured as a Receiver Only or Receiver and Transmitter
channel, the CMU PLL acts as a CDR and uses the input reference clock as a
training clock when it is in lock-to-reference (LTR) mode. Each of the four regular
channels also has a receiver CDR that uses the input reference clock as a training
clock when it is in LTR mode.
Each Stratix IV device also has ATX PLLs that you can use in addition to the CMU
PLLs to generate the high-speed serial transceiver clock. The ATX PLLs also need
an input reference clock for operation. 6G ATX PLLs are available in both
Stratix IV GX and Stratix IV GT devices. 10G ATX PLLs are available only in
Stratix IV GT devices.
f
lists the terms used in the chapter.
For more information, refer to the “CMU Channel Architecture” section in
the
For more information, refer to the “Auxiliary Transmit (ATX) PLL Block”
and the “Transmitter Channel Datapath” sections in the
Architecture in Stratix IV Devices
Transceiver Architecture in Stratix IV Devices
Transceiver Architecture in Stratix IV Devices
Transceiver Architecture in Stratix IV Devices
Description
chapter.
2–8.
chapter.
Chapter 2: Transceiver Clocking in Stratix IV Devices
chapter.
chapter.
chapter.
February 2011 Altera Corporation
Transceiver
Glossary of Terms
“Inter-
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: