DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 974
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 974 of 1154
- Download datasheet (32Mb)
1–16
Table 1–2. MegaWizard Plug-In Manager Options (PLL/Ports Screen) (Part 3 of 3)
Stratix IV Device Handbook Volume 3
Create a rx_digitalreset
port for the digital portion of
the receiver.
Create a tx_digitalreset
port for the digital portion of
the transmitter.
Create a pll_locked port to
indicate PLL is in lock with
the reference input clock.
Create an
rx_locktorefclk port to
lock the RX CDR to the
reference clock.
Create an rx_locktodata
port to lock the RX CDR to
the received data.
Create an rx_pll_locked
port to indicate RX CDR is
locked to the input reference
clock.
Create an rx_freqlocked
port to indicate RX CDR is
locked to the received data.
Notes to
(1) LTR mode is lock-to-reference mode and LTD mode is lock-to-data mode.
(2) When rx_locktorefclk and rx_locktodata are both asserted high, rx_locktodata takes precedence over rx_locktorefclk, forcing
the CDR to lock to the received data. When both these signals are de-asserted, the LTR/LTD controller is configured in Automatic Lock mode.
ALTGX Setting
Table
1–2:
The receiver digital reset port is available in
Receiver only and Receiver and Transmitter
operation modes. This resets the PCS portion of the
receiver channel.
Altera recommends using this port to implement
the recommended reset sequence. The minimum
pulse width is two parallel clock cycles.
The transmitter digital reset port is available in
Transmitter only and Receiver and Transmitter
operation modes. This resets the PCS portion of the
transmitter channel.
Altera recommends using this port to implement
the recommended reset sequence. The minimum
pulse width is two parallel clock cycles.
Each CMU/ATX PLL has a dedicated pll_locked
signal that is fed to the FPGA fabric to indicate
when the PLL is locked to the input reference clock.
When this signal is asserted high, the LTR/LTD
controller forces the receiver CDR to lock to the
phase and frequency of the input reference clock.
When this signal is asserted high, the LTR/LTD
controller forces the receiver CDR to lock to the
received data. (1),
■
■
This signal is asserted high to indicate that the
receiver CDR has switched from LTR to LTD mode.
This signal has relevance only in Automatic Lock
mode and may be required to control the
transceiver resets, as described in the User Reset
and Power Down Signals section in the
Control and Power Down in Stratix IV Devices
chapter.
(1),
In LTR mode, this signal is asserted high to
indicate that the receiver CDR has locked to the
phase and frequency of the input reference
clock.
In LTD mode, this signal has no significance.
(2)
(1)
Description
(2)
Chapter 1: ALTGX Transceiver Setup Guide for Stratix IV Devices
Reset
(1)
“User Reset and Power Down
Signals” section in the
and Power Down in Stratix IV Devices
chapter.
“User Reset and Power Down
Signals” section in the
and Power Down in Stratix IV Devices
chapter.
“Transceiver Reset Sequences”
section in the
Power Down in Stratix IV Devices
chapter.
“LTR/LTD Controller” section in the
Transceiver Architecture in Stratix IV
Devices
“LTR/LTD Controller” section in the
Transceiver Architecture in Stratix IV
Devices
“Lock-to-Reference (LTR) Mode”
section in the
in Stratix IV Devices
“LTR/LTD Controller” section in the
Transceiver Architecture in Stratix IV
Devices
chapter.
chapter.
chapter.
February 2011 Altera Corporation
Reference
Transceiver Architecture
Reset Control and
chapter.
Reset Control
Reset Control
Parameter Settings
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: