DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 128
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 128 of 1154
- Download datasheet (32Mb)
5–12
Table 5–3. Clock Input Pin Connectivity to the RCLK Networks (Part 2 of 2)
Table 5–4. Device PLLs and PLL Clock Pin Drivers
Stratix IV Device Handbook Volume 1
RCLK [34, 40]
RCLK [33, 37, 39, 43]
RCLK [32, 36, 38, 42]
RCLK [47, 51, 57, 61]
RCLK [46, 50, 56, 60]
RCLK [45, 49, 53, 55,
59, 63]
RCLK [44, 48, 52, 54,
58, 62]
CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
CLK6
CLK7
CLK8
CLK9
CLK10
CLK11
CLK12
CLK13
CLK14
CLK15
Notes to
(1) For single-ended clock inputs, only the CLK<#>p pin has a dedicated connection to the PLL. If you use the CLK<#>n pin, a global clock is used.
(2) For the availability of the clock input pins in each device density, refer to the “Stratix IV Device Pin-Out Files” section of the
(3) These are non-compensated clock input paths. For the compensated input for these PLLs, use the corresponding PLL_[L, R][1,4]_CLK input
Dedicated Clock
CLK (p/n Pins)
Altera Devices
pin.
Input Pin
Clock Resource
Table
Clock Input Connections to the PLLs
5–4:
site.
Table 5–4
L1
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
(3)
—
—
—
—
—
—
—
0
—
—
—
—
—
—
—
—
—
—
—
—
L2
v
v
v
v
lists the dedicated clock input pin connectivity to Stratix IV PLLs.
—
—
—
—
—
—
—
1
—
—
—
—
—
—
—
—
—
—
—
—
L3
v
v
v
v
—
—
—
—
—
—
—
2
L4
—
—
—
—
—
—
—
3
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
(3)
(Note
—
—
—
—
—
—
—
4
1),
B1
—
—
—
—
v
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
5
(2)
—
—
—
—
—
—
—
PLL Number
B2
v
v
v
—
—
—
—
—
—
—
—
—
—
—
—
6
v
CLK (p/n Pins)
—
—
—
—
—
—
—
Chapter 5: Clock Networks and PLLs in Stratix IV Devices
7
R1
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
(3)
—
—
—
—
—
—
—
8
R2
—
—
—
—
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
v
v
v
v
9
10
—
v
—
—
—
—
—
R3
—
—
—
—
—
—
—
—
—
—
—
—
Clock Networks in Stratix IV Devices
v
v
v
v
February 2011 Altera Corporation
11
—
—
v
—
—
—
—
R4
—
—
—
—
—
—
—
—
—
—
—
—
v
v
v
v
12
—
—
—
v
—
—
—
(3)
Pin-Out Files for
13
—
—
—
—
v
—
—
v
v
v
v
T1
—
—
—
—
—
—
—
—
—
—
—
—
v
14
—
—
—
—
—
—
v
v
v
v
T2
—
—
—
—
—
—
—
—
—
—
—
—
15
—
—
—
—
—
—
v
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: