DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 588
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 588 of 1154
- Download datasheet (32Mb)
1–144
Figure 1–114. Dynamic Switch Signaling in PIPE ×1 Mode
Table 1–54. Transceiver Clock Frequencies Signaling Rates in PCIe ×1 Mode
Stratix IV Device Handbook Volume 2: Transceivers
High-Speed Serial Clock
Low-Speed Parallel Clock
Serial Recovered Clock
Parallel Recovered Clock
FPGA Fabric-Transceiver Interface Clock
FPGA
Fabric
Transceiver Clocks
rateswitch
Interface
PIPE
Figure 1–114
(5 Gbps) data rate.
In PCIe ×1 mode configured at Gen2 (5 Gbps) data rate, when the PCIe rateswitch
controller sees a transition on the rateswitch signal, it sends control signal
pcie_gen2switch to the PCIe clock switch circuitry in the local clock divider block and
the receiver CDR to switch to the instructed signaling rate. A low-to-high transition
on the rateswitch signal initiates a Gen1 (2.5 Gbps) to Gen2 (5 Gbps) signaling
rateswitch. A high-to-low transition on the rateswitch signal initiates a Gen2
(5 Gbps) to Gen1 (2.5 Gbps) signaling rateswitch.
Table 1–54
and 5 Gbps signaling rates.
reset_int
reset_int
Compensation
Compensation
Transceiver
Transmitter
Controller
Receiver
Express
Phase
Phase
Switch
PCS
FIFO
FIFO
Rate
PCI
Dynamic Switch Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps) Signaling Rates in PCIe
x1 Mode
lists the transceiver clock frequencies when switching between 2.5 Gbps
rx_locktorefclk
Output Clock
Output Clock
CMU0_PLL
CMU1_PLL
rx_freqlocked
rx_locktodata
shows the PCIe rateswitch circuitry in PCIe ×1 mode configured at Gen2
signal detect
rx_datain
rx_cruclk
Gen1 (2.5 Gbps) to Gen2 (5 Gbps)
(Low-to-High Transition on the
pcie_gen2switch_done
/1, /2, /4
pcie_gen2switch
/2
250 MHz to 500 MHz
250 MHz to 500 MHz
125 MHz to 250 MHz
1.25 GHz to 2.5 GHz
1.25 GHz to 2.5 GHz
rateswitch Signal)
Transceiver Channel
Frequency
Controller
LTR/LTD
Detector
Detector
Phase
Phase
(PD)
(PD)
Switch
Clock and Data Recovery (CDR) Unit
/1, /2, /4
Local Clock Divider
PCI Express
Clock Switch
pcie_gen2switch
Circuitry
Chapter 1: Transceiver Architecture in Stratix IV Devices
Loop Filter
Pump +
Charge
PCI Express Clock Switch Circuitry
1
0
V
/M
CO
Gen2 (5 Gbps) to Gen1 (2.5 Gbps)
(High-to-Low Transition on the
/2
/4, /5, /8, /10
500 MHz to 250 MHz
500 MHz to 250 MHz
250 MHz to 125 MHz
2.5 GHz to 1.25 GHz
2.5 GHz to 1.25 GHz
/L
rateswitch Signal)
February 2011 Altera Corporation
Transceiver Block Architecture
Switch
Serial Recovered Clock
Parallel Recovered Clock
High-Speed Serial Clock
Low-Speed Parallel Clock
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: