DK-DEV-4SGX230N Altera, DK-DEV-4SGX230N Datasheet - Page 576
![KIT DEVELOPMENT STRATIX IV](/photos/28/41/284156/dk-dev-4sgx230n_sml.jpg)
DK-DEV-4SGX230N
Manufacturer Part Number
DK-DEV-4SGX230N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IVr
Type
FPGAr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.DK-DEV-4SGX230N.pdf
(2 pages)
4.DK-DEV-4SGX530N.pdf
(57 pages)
Specifications of DK-DEV-4SGX230N
Contents
Development Board, Universal Power Supply, Cables and Software
Silicon Manufacturer
Altera
Core Architecture
FPGA
Core Sub-architecture
Stratix
Silicon Core Number
EP4S
Silicon Family Name
Stratix IV GX
Rohs Compliant
Yes
For Use With/related Products
EP4SGX230K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2594
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DK-DEV-4SGX230N
Manufacturer:
Altera
Quantity:
135
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- DK-DEV-4SGX230N PDF datasheet #3
- DK-DEV-4SGX530N PDF datasheet #4
- Current page: 576 of 1154
- Download datasheet (32Mb)
1–132
Table 1–48. Supported Features in PCIe Mode (Part 2 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
Receiver status encoding
Dynamic switch between 2.5 Gbps and 5 Gbps signaling rate
Dynamically selectable transmitter margining for differential output
voltage control
Dynamically selectable transmitter buffer de-emphasis of -3.5 db and
-6 dB
1
PCIe Interface
In PCIe mode, each channel has a PCIe interface block that transfers data, control, and
status signals between the PHY-MAC layer and the transceiver channel PCS and PMA
blocks. The PCIe interface block is compliant to version 2.0 of the PCIe specification. If
you use the PCIe hard IP block, the PHY-MAC layer is implemented in the hard IP
block. Otherwise, the PHY-MAC layer can be implemented using soft IP in the FPGA
fabric.
The PCIe interface block is only used in PCIe mode and cannot be bypassed.
Besides transferring data, control, and status signals between the PHY-MAC layer
and the transceiver, the PCIe interface block implements the following functions
required in a PCIe-compliant physical layer device:
■
■
■
■
■
■
When the input signal tx_forceelecidle is asserted high, the PCIe interface block
puts the transmitter buffer in that channel in the electrical idle state. During electrical
idle, the transmitter buffer differential and common mode output voltage levels are
compliant to the PCIe Base Specification 2.0 for both PCIe Gen1 and Gen2 data rates.
Figure 1–108
signal and the transmitter buffer output on the tx_dataout port. Time T1 taken from
the assertion of the tx_forceelecidle signal to the transmitter buffer reaching
electrical idle voltage levels is pending characterization. Once in the electrical idle
state, the PCIe protocol requires the transmitter buffer to stay in electrical idle for a
minimum of 20 ns for both Gen1 and Gen2 data rates.
Forces the transmitter buffer in electrical idle state
Initiates the receiver detect sequence
8B/10B encoder disparity control when transmitting compliance pattern
Manages the PCIe power states
Indicates the completion of various PHY functions; for example, receiver detection
and power state transitions on the pipephydonestatus signal
Encodes the receiver status and error conditions on the pipestatus[2:0] signal as
specified in the PCIe specification
Transmitter Buffer Electrical Idle
Feature
shows the relationship between the assertion of the tx_forceelecidle
Chapter 1: Transceiver Architecture in Stratix IV Devices
2.5 Gbps
(Gen1)
v
—
—
—
February 2011 Altera Corporation
Transceiver Block Architecture
5 Gbps
(Gen2)
v
v
v
v
Related parts for DK-DEV-4SGX230N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-5SGXEA7/ES](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: