MPC8536E-ANDROID Freescale Semiconductor, MPC8536E-ANDROID Datasheet - Page 199

• Manufacturer Part Number: MPC8536E-ANDROID
• Description: HARDWARE/SOFTWARE ANDROID OS
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC ™r
• Type: MPUr

Specifications of MPC8536E-ANDROID

• Contents: Board
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

4.5.1.1.3
The SD/MMC card should contain the initialization code length in bytes, source address in the SD/MMC
card, destination address in the target memory device, execution starting address, and multiple
configuration words with pairs of target address and its respective data.
Figure 4-11
Freescale Semiconductor
•
•
•
•
0x00–0x3F
0x40–0x43
0x44–0x47
Address
Control word will allow for user modification
There must be precisely one device connected on the eSDHC bus. In particular, multiple MMC
devices sharing the one bus are not supported.
Compatible with FAT12/FAT16/FAT32 SD/MMC filesystems (provided <=40 Configuration
Words are used prior to copying user’s code to system memory).
Redundancy to support SD/MMC bad blocks, by searching for the BOOT signature in up to 24
blocks, and trying the next block if the BOOT signature is not found, or if a read CRC error is
found.
shows the required SD/MMC card data structure.
SD/MMC Card Data Structure
Reserved.
BOOT signature. This location should contain the value 0x424f_4f54, which is the ascii code for
BOOT. The boot loader code will search for this signature. If the value in this location doesn't match
the BOOT signature, it means that the SD/MMC card doesn't contain a valid user code. In such case
the boot loader code will disable the eSDHC and will issue a hardware reset request of the SoC by
setting RSTCR[HRESET_REQ].
Reserved
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Figure 4-8. SD/MMC Card Data Structure
Table 4-35. SD/MMC Card Data Structure
0x6C
0x3F
0x6B
0x7F
0x00
0x40
0x80
Configuration Words
Control Words
User’s Code
Reserved
Reserved
•
•
•
Data Bits [0:31]
Source Address
Reset, Clocking, and Initialization
4-29