MPC8313ZQADDC Freescale Semiconductor, MPC8313ZQADDC Datasheet - Page 1120

no-image

MPC8313ZQADDC

Manufacturer Part Number
MPC8313ZQADDC
Description
Microprocessors - MPU 8313 REV2.2 PB NO ENC
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC8313ZQADDC

Processor Series
MPC8313
Core
e300
Data Bus Width
16 bit
Maximum Clock Frequency
133 MHz
Program Memory Size
16 KB
Data Ram Size
16 KB
Interface Type
I2C
Mounting Style
SMD/SMT
Package / Case
PBGA
Number Of Programmable I/os
32
Number Of Timers
4

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8313ZQADDC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
DUART
of STOP bits selected. The word length select bits (1 and 0) define the number of data bits transmitted or
received as a serial character. The word length does not include START, parity, and STOP bits.
Figure 18-9
Table 18-13
18-12
Bits
6–7
0
1
2
3
4
5
Name
NTSB Number of STOP bits
DLAB Divisor latch access bit
WLS
EPS
PEN
SB
SP
Offset: 0x0_4503, 0x0_4603
Reset
shows the bits in the ULCRs.
describes the ULCR fields.
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
W
R
0 Access to all registers except UDLB, UAFR, and UDMB.
1 Ability to access UDMB, UDLB, and UAFR.
Set break
0 Send normal UTHR data onto the SOUT signal.
1 Force logic 0 to be on SOUT. Data in the UTHR is not affected.
Stick parity
0 Stick parity is disabled.
1 If PEN = 1 and EPS = 1, space parity is selected; if PEN = 1 and EPS = 0, mark parity is selected.
Even parity select. See
0 If PEN = 1 and SP = 0 then odd parity is selected.
1 If PEN = 1 and SP = 0 then even parity is selected.
Parity enable
0 No parity generation and checking.
1 Generate parity bit as a transmitter, and check parity as a receiver.
0 One STOP bit is generated in the transmitted data.
1 When a 5-bit data length is selected, 1 1/2 STOP bits are generated. When either a 6-, 7-, or 8-bit word
Word length select. Number of bits that comprise the character length.
00 5 bits
01 6 bits
10 7 bits
11 8 bits
length is selected, two STOP bits are generated.
DLAB
0
Figure 18-9. Line Control Register (ULCR1 and ULCR2)
SB
1
Table 18-13. ULCR Field Descriptions
Table
SP
18-14.
2
EPS
3
All zeros
Description
PEN
4
NSTB
5
Access: User read/write
6
Freescale Semiconductor
WLS
7

Related parts for MPC8313ZQADDC