MPC8313ZQADDC Freescale Semiconductor, MPC8313ZQADDC Datasheet - Page 751

no-image

MPC8313ZQADDC

Manufacturer Part Number
MPC8313ZQADDC
Description
Microprocessors - MPU 8313 REV2.2 PB NO ENC
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC8313ZQADDC

Processor Series
MPC8313
Core
e300
Data Bus Width
16 bit
Maximum Clock Frequency
133 MHz
Program Memory Size
16 KB
Data Ram Size
16 KB
Interface Type
I2C
Mounting Style
SMD/SMT
Package / Case
PBGA
Number Of Programmable I/os
32
Number Of Timers
4

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8313ZQADDC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
15.5.3.1.7
PTV is a 32-bit register written by the user to store the pause duration used when the eTSEC initiates an
IEEE 802.3 PAUSE control frame through TCTRL[TFC_PAUSE]. The low-order 16 bits (PT) represent
the pause time and the high-order 16 bits (PTE) represent the extended pause control parameter. The pause
time is measured in units of pause_quanta, equal to 512 bit times. The pause time can range from 0 to
65,535 pause_quanta, or 0 to 33,553,920 bit times. See
details.
Table 15-13
Freescale Semiconductor
16–31
0–15
Bits
Offset eTSEC1:0x2_4028; eTSEC2:0x2_5028
Reset
1
W
RGMII 100 Mbps
RGMII 10 Mbps
MII 10/100 Mbps
RMII 100 Mbps
RMII 10 Mbps
SGMII 1 Gbps
SGMII 100 Mbps
SGMII 10 Mbps
R
Figure 15-8
FIFO mode not supported.
Interface Mode
Name
PTE
0
PT
describes the fields of the PTV register.
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
Pause Time Value Register (PTV)
Extended pause control. This field allows software to add a 16-bit additional control parameter into the PAUSE
frame to be sent when TCTRL[TFC_PAUSE] is set. Note that current IEEE 802.3 PAUSE frame format
requires this parameter to be cleared.
Pause time value. Represents the 16-bit pause quanta (that is, 512 bit times). This pause value is used as
part of the PAUSE frame to be sent when TCTRL[TFC_PAUSE] is set. See
on page 15-154
describes the definition for the PTV register.
Table 15-12. eTSEC Interface Configurations (continued)
FIFM
0
0
0
0
0
0
0
0
for more information.
1
PTE
GMIIM
Figure 15-8. PTV Register Definition
Table 15-13. PTV Field Descriptions
1
1
0
0
0
0
0
0
TBIM
0
0
0
0
0
1
1
1
ECNTRL Field
RPM
1
1
0
0
0
0
0
0
All zeros
15 16
Description
Section 15.6.2.9, “Flow Control,”
R100M
1
0
1
0
1
0
RMM
0
1
1
Enhanced Three-Speed Ethernet Controllers
SGMIIM
Section 15.6.2.9, “Flow Control,”
0
0
0
0
0
1
1
1
PT
MACCFG2 Field
I/F Mode
Access: Read/Write
01
01
01
01
01
10
01
01
for additional
15-33
31

Related parts for MPC8313ZQADDC