MPC8313ZQADDC Freescale Semiconductor, MPC8313ZQADDC Datasheet - Page 863

• Manufacturer Part Number: MPC8313ZQADDC
• Description: Microprocessors - MPU 8313 REV2.2 PB NO ENC
• Manufacturer: Freescale Semiconductor

Specifications of MPC8313ZQADDC

• Processor Series: MPC8313
• Core: e300
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 133 MHz
• Program Memory Size: 16 KB
• Data Ram Size: 16 KB
• Interface Type: I2C
• Mounting Style: SMD/SMT
• Package / Case: PBGA
• Number Of Programmable I/os: 32
• Number Of Timers: 4

15.6.2.2
Before issuing a soft-reset to and/or reconfiguring the MAC with new parameters, the user must properly
shutdown the DMA and make sure it is in an idle state for the entire duration. User must gracefully stop
the DMA by setting both GRS and GTS bits in the DMACTRL register, then wait for both GRSC and
GTSC bits to be set in the IEVENT register before resetting the MAC or changing parameters. Both GRS
and GTS bits must be cleared before re-enabling the MAC to resume the DMA.
During the MAC configuration, if a new set of Tx buffer descriptors are used, the user must load the
pointers into the TBASE registers. Likewise if a new set of Rx buffer descriptors are used, the RBASE
registers must be written with new pointers.
Following is a procedure to gracefully reset and reconfigure the MAC:
15.6.2.3
The Ethernet transmitter requires little core intervention. After the software driver initializes the system,
the eTSEC begins to poll the first transmit buffer descriptor (TxBD) in TxBD ring 0 every 512 transmit
clocks. If TxBD[R] is set, and the TxBD ring is scheduled for transmission, the eTSEC begins copying the
Freescale Semiconductor
4. Clearing DMACTRL[GTS] triggers the transmission of frame data if the transmitter had been
1. Set GRS/GTS bits in DMACTRL register
2. Poll GRSC/GTSC bits in IEVENT register until both are set
3. Set SOFT_RESET bit in MACCFG1 register (Note that SOFT_RESET must remain set for at least
4. Clear SOFT_RESET bit in MACCFG1 register
5. Load TBASE0–TBASE7 with new Tx BD pointers
6. Load RBASE0–RBASE7 with new Rx BD pointers
7. Setup other MAC registers (MACCFG2, MAXFRM, and so on)
8. Setup group address hash table (GADDR0–GADDR15) if address filtering is required
9. Setup receive frame filer table (through RQFAR, RQFCR, and RQFPR) if filing to multiple RxBD
10. Setup WWR, WOP, TOD bits in DMACTRL register
11. Enable transmit queues in TQUEUE, and ensure that the transmit scheduling mode is correctly set
12. Enable receive queues in RQUEUE, and optionally set TOE functionality in RCTRL.
13. Clear THLT and TXF bits in TSTAT register by writing 1 to them
14. Clear QHLT and RXF bits in RSTAT register by writing 1 to them.
15. Clear GRS/GTS bits in DMACTRL (do not change other bits)
16. Enable Tx_EN/Rx_EN in MACCFG1 register
previously stopped. The DMACTRL[GRS] must be cleared if the receiver had been previously
stopped. Refer to the DMACTRL register section, and
Descriptors,”
3 TX clocks before proceeding.)
rings is required
in TCTRL.
Soft Reset and Reconfiguring Procedure
Gigabit Ethernet Frame Transmission
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
for more information.
Section 15.6.7.1, “Data Buffer
Enhanced Three-Speed Ethernet Controllers
15-145