MPC8313ZQADDC Freescale Semiconductor, MPC8313ZQADDC Datasheet - Page 131

• Manufacturer Part Number: MPC8313ZQADDC
• Description: Microprocessors - MPU 8313 REV2.2 PB NO ENC
• Manufacturer: Freescale Semiconductor

Specifications of MPC8313ZQADDC

• Processor Series: MPC8313
• Core: e300
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 133 MHz
• Program Memory Size: 16 KB
• Data Ram Size: 16 KB
• Interface Type: I2C
• Mounting Style: SMD/SMT
• Package / Case: PBGA
• Number Of Programmable I/os: 32
• Number Of Timers: 4

Freescale Semiconductor
0x2_4EB0–
0x2_4E50–
0x2_5000–
0x3_0000–
0x2_4EAC
0x2_4E1C
0x2_4E2C
0x2_4E4C
0x2_4E7C
0x2_4EA0
0x2_4EA4
0x2_4EA8
0x2_4E14
0x2_4E18
0x2_4E20
0x2_4E24
0x2_4E28
0x2_4E30
0x2_4E34
0x2_4E40
0x2_4E44
0x2_4E48
0x2_4E80
0x2_4E84
0x2_4E88
0x2_4FFF
0x2_5FFF
0x3_0FFF
0x3_1008
Offset
TMR_STAT*—Timestamp status register
TMR_CNT_H*—Timer counter high register
TMR_CNT_L*—Timer counter low register
TMR_ADD*—Timer drift compensation addend register
TMR_ACC*—Timer accumulator register
TMR_PRSC*—Timer prescale
Reserved
TMROFF_H*—Timer offset high
TMROFF_L*—Timer offset low
TMR_ALARM1_H*—Timer alarm 1 high register
TMR_ALARM1_L*—Timer alarm 1 high register
TMR_ALARM2_H*—Timer alarm 2 high register
TMR_ALARM2_L*—Timer alarm 2 high register
Reserved
TMR_FIPER1*—Timer fixed period interval
TMR_FIPER2*—Timer fixed period interval
TMR_FIPER*3—Timer fixed period interval
TMR_ETTS1_H*—Timestamp of general purpose external
trigger
TMR_ETTS1_L*—Timestamp of general purpose external
trigger
TMR_ETTS2_H*—Timestamp of general purpose external
trigger
TMR_ETTS2_L*—Timestamp of general purpose external
trigger
Reserved
eTSEC2 REGISTERS
Reserved, should be cleared
IMR—Interrupt mask register
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
15
Register
Security Engine Address Map Registers
Table 2-2. Memory Map (continued)
Controller Registers
Other eTSECs
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
—
—
—
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0xFFFF_FFFF
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0002
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
_0000_0000
Reset
—
—
—
—
15.5.3.10.10/15-118
15.5.3.10.11/15-119
15.5.3.10.11/15-119
15.5.3.10.12/15-119
15.5.3.10.13/15-120
15.5.3.10.14/15-121
15.5.3.10.6/15-116
15.5.3.10.7/15-117
15.5.3.10.7/15-117
15.5.3.10.8/15-117
15.5.3.10.9/15-118
14.6.4.2/14-68
Section/Page
—
—
—
—
Memory Map
2-27