MPC555LFMZP40 Freescale Semiconductor, MPC555LFMZP40 Datasheet - Page 191

IC MCU 32BIT 40MHZ 272-BGA

MPC555LFMZP40

Manufacturer Part Number
MPC555LFMZP40
Description
IC MCU 32BIT 40MHZ 272-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC555LFMZP40

Core Processor
PowerPC
Core Size
32-Bit
Speed
40MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
101
Program Memory Size
448KB (448K x 8)
Program Memory Type
FLASH
Ram Size
26K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
272-PBGA
Controller Family/series
POWER 5xx
Ram Memory Size
26KB
Cpu Speed
63MIPS
Embedded Interface Type
QSPI, SCI, TouCAN
Operating Temperature Range
-40°C To +125°C
No. Of Pins
272
Rohs Compliant
No
Processor Series
MPC5xx
Core
PowerPC
Data Bus Width
32 bit
Data Ram Size
26 KB
Interface Type
CAN, QSPI, SCI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
101
Operating Supply Voltage
3.3 V to 5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Development Tools By Supplier
MPC555CMEE
Minimum Operating Temperature
- 85 C
On-chip Adc
10 bit, 32 Channel
Cpu Family
MPC55xx
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
40MHz
Total Internal Ram Size
32KB
# I/os (max)
101
Operating Supply Voltage (typ)
5V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
272
Package Type
BGA
For Use With
MPC555CMEE - KIT EVAL FOR MPC555
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC555LFMZP40
Manufacturer:
MOTOLOLA
Quantity:
853
Part Number:
MPC555LFMZP40
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC555LFMZP40
Manufacturer:
MOT
Quantity:
2
Part Number:
MPC555LFMZP40R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
4.4.1 Normal Operation
4.4.2 Slave Operation.
4.4.3 Reset Operation
4.4.4 Debug Mode Operation
4.4.5 Standby Mode Operation
4.4.6 Burst Operation
MPC555
USER’S MANUAL
During normal operation, the burst buffer module transfers fetch accesses from the
CPU to the U-bus. When a new access is issued by the CPU, it is transferred in parallel
to both the IMPU and the BBC. The IMPU compares the address of the access to its
region programming. The BBC determines whether the access can be immediately
transferred to the U-bus. If not, it requests the U-bus for the next clock.
Each new BBC U-bus access is accompanying by the burst request attribute. If burst-
able access is enabled, the BBC performs a burst access; otherwise, it performs a sin-
gle access.
If the IMPU detects an access violation, it does the following:
If the required address contains show cycle or program trace attributes, the BBC de-
livers the access to the U-bus even if the request is cancelled (due to the exception it
caused).
The BBC forwards show cycle, program trace and debug port access attributes ac-
companying the CPU access along with the U-bus access.
The burst buffer module is operating as a U-bus slave module when the instruction
memory protection unit (IMPU) registers are accessed by the user in order to be pro-
grammed. This programming is done using the mtspr /mfspr instructions.
On reset the BBC goes to an idle state, and all pending U-bus accesses are ignored.
The IMPU goes to a disabled state in which all memory space is accessible to both
user and supervisor.
When the CPU is in debug mode, fetch accesses are attached with a special attribute.
If this attribute is asserted, the BBC must initiate not-burstable accesses to the debug
port.
In this low-power mode the CPU stops issuing further accesses. The BBC clocks are
turned off, and the BBC enters a power-save state. When the low-power mode is ex-
ited, clocks are activated and a new access from the CPU will activate the BBC.
The BBC can run burst accesses on the U-bus. Such burst cycles, if forwarded to ex-
ternal memory, are then exported to the EBI as burst cycles (if bursts are enabled by
the USIU).
• Cancels the request that was forwarded to the BBC
• Informs the RCPU core that the requested address generated an exception
/
MPC556
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Rev. 15 October 2000
BURST BUFFER
MOTOROLA
4-15

Related parts for MPC555LFMZP40