R5S77631Y266BGV Renesas Electronics America, R5S77631Y266BGV Datasheet - Page 1053

IC SUPERH MPU ROMLESS 499BGA

R5S77631Y266BGV

Manufacturer Part Number
R5S77631Y266BGV
Description
IC SUPERH MPU ROMLESS 499BGA
Manufacturer
Renesas Electronics America
Series
SuperH® SH7780r
Datasheet

Specifications of R5S77631Y266BGV

Core Processor
SH-4A
Core Size
32-Bit
Speed
266MHz
Connectivity
Audio Codec, I²C, MMC, SCI, SIM, SIO, SSI, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
107
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.15 V ~ 1.35 V
Data Converters
A/D 4x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
499-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S77631Y266BGV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
(3)
The next frame is not transmitted until the time indicated by the Timer value elapses after
receiving a PAUSE frame. However, the transmission of the current frame is continued. A
received PAUSE frame is valid only when the RXF bit in ECMR is set to 1. The number of times
of PAUSE frame receptions is counted.
(4)
Flow control is performed using a PAUSE frame with the TIME parameter value set to 0. The
PAUSE frame with the TIME parameter set to 0 can be enabled or disabled by the ZPF bit in
ECMR.
• When PAUSE frame control with the TIME parameter value set to 0 is enabled
• When PAUSE frame control with the TIME parameter value set to 0 is disabled
23.4.11 Magic Packet Detection
The GETHER has a Magic Packet detection function. This function provides a Wake-On-LAN
(WOL) facility that starts each peripheral device connected to a LAN from the host device or other
source. This enables to construct a system in which a peripheral device receives a Magic Packet
sent from the host device or other source, and starts itself. When the Magic Packet is detected,
data is stored in the FIFO by the broadcast packet that has received data previously and the E-
MAC is notified of the receiving status. To return to normal operation from the interrupt
processing, the E-MAC, TSU and E-DMAC must be initialized by using ARST bit in ARSTR.
With a Magic Packet, reception is performed regardless of the destination address. As a result, this
function is valid, and the ET_WOL pin enabled, only in the case of a match with the destination
address specified by the format in the Magic Packet. Further information on Magic Packets can be
found in the technical documentation published by AMD Corporation.
A PAUSE frame with the TIME parameter value set to 0 is transmitted when the number of
data in the receive FIFO is less than the FCFTR value before the time indicated by the TIME
parameter value has not elapsed. When a PAUSE frame with the time indicated by the TIME
parameter value set to 0 is received, the transmit standby state is canceled.
A PAUSE frame with the TIME parameter value set to 0 is not transmitted. When a PAUSE
frame with the TIME parameter value set to 0 is received, the PAUSE frame is discarded.
PAUSE Frame Reception
0-Time PAUSE Frame Control
Section 23 Gigabit Ethernet Controller (GETHER)
Rev. 2.00 May 22, 2009 Page 983 of 1982
REJ09B0256-0200

Related parts for R5S77631Y266BGV