LPC1837FET256,551 NXP Semiconductors, LPC1837FET256,551 Datasheet - Page 143

no-image

LPC1837FET256,551

Manufacturer Part Number
LPC1837FET256,551
Description
Microcontrollers (MCU) 32BIT ARM CORTEX-M3 MCU 136KB SRAM
Manufacturer
NXP Semiconductors
Series
LPC18xxr

Specifications of LPC1837FET256,551

Core
ARM Cortex M3
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
150MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
136K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-LBGA
Lead Free Status / Rohs Status
 Details
Other names
935293795551
NXP Semiconductors
Table 107. Pin description
<Document ID>
User manual
Symbol
P2_6
P2_7
P2_8
P2_9
K16
H14
J16
H16
x
x
x
x
…continued
x
x
x
x
x
x
x
x
95
96
98
102
All information provided in this document is subject to legal disclaimers.
[3]
[3]
[3]
[3]
Rev. 00.13 — 20 July 2011
Reset
state
[2]
I; PU
I; PU
I; PU
I; PU
-
Type Description
-
I/O
I/O
O
I/O
I
I
-
I/O
O
I/O
I/O
-
-
O
-
O
I/O
I/O
I/O
-
-
-
I/O
O
I/O
I/O
-
-
-
-
n.c. - Boot pin (see
R — Function reserved.
U0_DIR — RS-485/EIA-485 output enable/direction
control for USART0.
EMC_A10 — External memory address line 10.
USB0_IND0 — USB0 port indicator LED control output 0.
GPIO5[6] — General purpose digital input/output pin.
CTIN_7 — SCT input 7.
T3_CAP3 — Capture input 3 of timer 3.
R — Function reserved.
GPIO0[7] — General purpose digital input/output pin. ISP
entry pin. If this pin is pulled LOW at reset, the part enters
ISP mode using USART0.
CTOUT_1 — SCT output 1. Match output 1 of timer 0.
U3_UCLK — Serial clock input/output for USART3 in
synchronous mode.
EMC_A9 — External memory address line 9.
R — Function reserved.
R — Function reserved.
T3_MAT3 — Match output 3 of timer 3.
R — Function reserved.
CTOUT_0 — SCT output 0. Match output 0 of timer 0.
U3_DIR — RS-485/EIA-485 output enable/direction
control for USART3.
EMC_A8 — External memory address line 8.
GPIO5[7] — General purpose digital input/output pin.
R — Function reserved.
R — Function reserved.
R — Function reserved.
GPIO1[10] — General purpose digital input/output pin.
Boot pin (see
CTOUT_3 — SCT output 3. Match output 3 of timer 0.
U3_BAUD — <tbd> for USART3.
EMC_A0 — External memory address line 0.
R — Function reserved.
R — Function reserved.
R — Function reserved.
R — Function reserved.
Chapter 12: LPC18xx Pin configuration
Table
Table
8).
8).
UM10430
© NXP B.V. 2011. All rights reserved.
143 of 1164

Related parts for LPC1837FET256,551